



# Big Bear 2 Block Diagram

Project code: 91.4AV01.001  
 PCB P/N : 48.4AV01.  
 REVISION : -1



|                          |                            |
|--------------------------|----------------------------|
| SYSTEM DC/DC TPS51125 43 |                            |
| INPUTS                   | OUTPUTS                    |
| DCBATOUT                 | 5V_S5<br>3D3V_S5           |
| SYSTEM DC/DC TPS51124 45 |                            |
| INPUTS                   | OUTPUTS                    |
| DCBATOUT                 | 1D05V_S0<br>1D8V_S3        |
| RT9026 44                |                            |
| 1D8V_S3                  | DDR_VREF_S0<br>DDR_VREF_S3 |
| RT9018A 44               |                            |
| 1D8V_S3                  | 1D5V_S0                    |
| G9131 44                 |                            |
| 3D3V_S0                  | 2D5V_S0                    |
| GFXCORE DC/DC ISL6263 46 |                            |
| INPUTS                   | OUTPUTS                    |
| DCBATOUT                 | VGFXCORE<br>0.7-1.25V      |
| CPU DC/DC ISL6266A 42    |                            |
| INPUTS                   | OUTPUTS                    |
| DCBATOUT                 | VCC_CORE_S0<br>0.35-1.5V   |
| CHARGER BQ24745 47       |                            |
| INPUTS                   | OUTPUTS                    |
| DCBATOUT                 | BT+<br>DCBATOUT            |

UMA

**緯創資通** Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size: Custom Document Number: **Big Bear 2** Rev: -1

Date: Wednesday, October 22, 2008 Sheet 1 of 50

# ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

| Signal                  | Usage/When Sampled   | Comment   |
|-------------------------|--|---|
| HDA_SDOUT               | XOR Chain Entrance/<br>PCIE Port Config1 bit1,<br>Rising Edge of PWROK | Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down        |
| HDA_SYNC                | PCIE config1 bit0,<br>Rising Edge of PWROK.                            | This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)  |
| GNT2#/GPIO53            | PCIE config2 bit2,<br>Rising Edge of PWROK.                            | This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)  |
| GPIO20                  | Reserved   | This signal should not be pulled high.  |
| GNT1#/GPIO51            | ESI Strap (Server Only)<br>Rising Edge of PWROK                        | ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.  |
| GNT3#/GPIO55            | Top-Block Swap Override.<br>Rising Edge of PWROK.                      | Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down. |
| GNT0#:SPI_CS1#/GPIO58   | Boot BIOS Destination Selection 0:1.<br>Rising Edge of PWROK.          | Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.   |
| SPI_MOSI                | Integrated TPM Enable,<br>Rising Edge of CLPWROK                       | Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.                                    |
| GPIO49                  | DMI Termination Voltage,<br>Rising Edge of PWROK.                      | The signal is required to be low for desktop applications and required to be high for mobile applications.  |
| SATALED#                | PCI Express Lane Reversal. Rising Edge of PWROK.                       | Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)   |
| SPKR                    | No Reboot.<br>Rising Edge of PWROK.                                    | If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.   |
| TP3                     | XOR Chain Entrance.<br>Rising Edge of PWROK.                           | This signal should not be pull low unless using XOR Chain testing.  |
| GPIO33/<br>HDA_DOCK_EN# | Flash Descriptor Security Override Strap<br>Rising Edge of PWROK       | Sampled low:the Flash Descriptor Security will be overridden. If high, the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.  |

# ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

| SIGNAL                   | Resistor Type/Value   |
|--------------------------|---|
| CL_CLK[1:0]              | PULL-UP 20K   |
| CL_DATA[1:0]             | PULL-UP 20K   |
| CL_RST0#                 | PULL-UP 20K   |
| DPRSPLVR/GPIO16          | PULL-DOWN 20K   |
| ENERGY_DETECT            | PULL-UP 20K   |
| HDA_BIT_CLK              | PULL-DOWN 20K   |
| HDA_DOCK_EN#/GPIO33      | PULL-UP 20K   |
| HDA_RST#                 | PULL-DOWN 20K   |
| HDA_SDIN[3:0]            | PULL-DOWN 20K   |
| HDA_SDOUT                | PULL-DOWN 20K   |
| HDA_SYNC                 | PULL-DOWN 20K   |
| GLAN_DOCK#               | The pull-up or pull-down active when configured for native LAN DOCK# functionality and determined by LAN controller |
| GNT[3:0]#/GPIO[55,53,51] | PULL-UP 20K   |
| GPIO[20]                 | PULL-DOWN 20K   |
| GPIO[49]                 | PULL-UP 20K   |
| LDA[3:0]#/FWH[3:0]#      | PULL-UP 20K   |
| LAN_RXD[2:0]             | PULL-UP 20K   |
| LDRQ[0]                  | PULL-UP 20K   |
| LDRQ[1]/GPIO23           | PULL-UP 20K   |
| PME#                     | PULL-UP 20K   |
| PWRBTN#                  | PULL-UP 20K   |
| SATALED#                 | PULL-UP 15K   |
| SPI_CS1#/GPIO58/CLGPIO6  | PULL-UP 20K   |
| SPI_MOSI                 | PULL-DOWN 20K   |
| SPI_MISO                 | PULL-UP 20K   |
| SPKR                     | PULL-DOWN 20K   |
| TACH_[3:0]               | PULL-UP 20K   |
| TP[3]                    | PULL-UP 20K   |
| USB[11:0][P,N]           | PULL-DOWN 15K   |

# Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5 page 218

| Pin Name                                     | Strap Description  | Configuration   |
|--|--|---|
| CFG[2:0]                                     | FSB Frequency Select   | 000 = FSB1067<br>011 = FSB667<br>010 = FSB800<br>others = Reserved  |
| CFG[4:3]<br>CFG8<br>CFG[15:14]<br>CFG[18:17] | Reserved   |   |
| CFG5   | DMI x2 Select  | 0 = DMI x2<br>1 = DMI x4 (Default)  |
| CFG6   | iTPM Host Interface  | 0 = The iTPM Host Interface is enabled(Note2)<br>1 = The iTPM Host Interface is disabled(default)   |
| CFG7   | Intel Management engine Crypto strap                         | 0 = Transport Layer Security (TLS) cipher suite with no confidentiality<br>1 = TLS cipher suite with confidentiality (default)                                      |
| CFG9   | PCIE Graphics Lane   | 0 = Reverse Lanes,15->0,14->1 ect..<br>1 = Normal operation(Default):Lane Numbered in order   |
| CFG10  | PCIE Loopback enable   | 0 = Enable (Note 3)<br>1 = Disabled (default)   |
| CFG[13:12]                                   | XOR/ALL  | 00 = Reserve<br>10 = XOR mode Enabled<br>01 = ALLZ mode Enabled (Note 3)<br>11 = Disabled (default)   |
| CFG16  | FSB Dynamic ODT  | 0 = Dynamic ODT Disabled<br>1 = Dynamic ODT Enabled (Default)   |
| CFG19  | DMI Lane Reversal  | 0 = Normal operation(Default): Lane Numbered in Order<br>1 = Reverse Lanes<br>DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3<br>DMI x2 mode[MCH -> ICH]:(3->0,2->1) |
| CFG20  | Digital Display Port (SDVO/DP/IHDMI)<br>Concurrent with PCIE | 0 = Only Digital Display Port or PCIE is operational (Default)<br>1 = Digital display Port and PCIE are operating simultaneously via the PEG port                   |
| SDVO_CTRLDATA                                | SDVO Present   | 0 = No SDVO Card Present (Default)<br>1 = SDVO Card Present   |
| L_DDC_DATA                                   | Local Flat Panel (LFP) Present                               | 0 = LFP Disabled (Default)<br>1 = LFP Card Present; PCIE disabled   |

### NOTE:

1. All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
2. iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.


## PCIE Routing

| LANE  | Device              |
|-------|---------------------|
| LANE1 | LAN MARVELL 88E8071 |
| LANE2 | MiniCard WLAN       |
| LANE3 | MiniCard WWAN/TV    |
| LANE4 | JMB385 Card Reader  |
| LANE5 | NewCard             |
| LANE6 | NC                  |

## USB Table


| USB  |             |
|------|-------------|
| Pair | Device      |
| 0    | USB1        |
| 1    | USB4        |
| 2    | USB2        |
| 3    | USB5 (DOCK) |
| 4    | USB3        |
| 5    | Bluetooth   |
| 6    | FP          |
| 7    | MINIC1      |
| 8    | WEBCAM      |
| 9    | NEW1        |
| 10   | MINIC2      |
| 11   | NC          |

## SMBus



UMA

|  |                 |
|--|-----------------|
| <b>緯創資通 Wistron Corporation</b>  |                 |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                 |
| <b>Reference</b>   |                 |
| Title  | Document Number |
| Size A3  | Rev -1          |
| <b>Big Bear 2</b>  |                 |
| Date: Wednesday, October 22, 2008  | Sheet 2 of 50   |



ICS9LPRS365BKLT setting table

| PIN NAME      | DESCRIPTION   |
|---------------|---|
| PCI0/CR#_A    | Byte 5, bit 7<br>0 = PCI0 enabled (default)<br>1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair<br>Byte 5, bit 6<br>0 = CR#_A controls SRC0 pair (default),<br>1 = CR#_A controls SRC2 pair |
| PCI1/CR#_B    | Byte 5, bit 5<br>0 = PCI1 enabled (default)<br>1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair<br>Byte 5, bit 4<br>0 = CR#_B controls SRC1 pair (default)<br>1 = CR#_B controls SRC4 pair  |
| PCI2/TME      | 0 = Overclocking of CPU and SRC Allowed<br>1 = Overclocking of CPU and SRC NOT allowed  |
| PCI3          | 3.3V PCI clock output   |
| PCI4/27M_SEL  | 0 = Pin24 as SRC-1, Pin25 as SRC-1#, Pin20 as DOT96, Pin21 as DOT96#<br>1 = Pin24 as 27MHz, Pin25 as 27MHz_SS, Pin20 as SRC-0, Pin21 as SRC-0#  |
| PCI_F5/ITP_EN | 0 = SRC8/SRC8#<br>1 = ITP/ITP#  |
| SRCT3/CR#_C   | Byte 5, bit 3<br>0 = SRC3 enabled (default)<br>1 = CR#_C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair<br>Byte 5, bit 2<br>0 = CR#_C controls SRC0 pair (default),<br>1 = CR#_C controls SRC2 pair |

| PIN NAME     | DESCRIPTION  |
|--------------|--|
| SRCC3/CR#_D  | Byte 5, bit 1<br>0 = SRC3 enabled (default)<br>1 = CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair<br>Byte 5, bit 0<br>0 = CR#_D controls SRC1 pair (default)<br>1 = CR#_D controls SRC4 pair |
| SRCC7/CR#_E  | Byte 6, bit 7<br>0 = SRC7 enabled (default)<br>1 = CR#_E controls SRC6   |
| SRCT7/CR#_F  | Byte 6, bit 6<br>0 = SRC7 enabled (default)<br>1 = CR#_F controls SRC8   |
| SRCC11/CR#_G | Byte 6, bit 5<br>0 = SRC11 enabled (default)<br>1 = CR#_G controls SRC9  |
| SRCT11/CR#_H | Byte 6, bit 4<br>0 = SRC11 enabled (default)<br>1 = CR#_H controls SRC10   |

| SEL2 | SEL1 | SEL0 | CPU  | FSB   |
|------|------|------|------|-------|
| FSC  | FSB  | FSA  |      |       |
| 1    | 0    | 1    | 100M | X     |
| 0    | 0    | 1    | 133M | 533M  |
| 0    | 1    | 1    | 166M | 667M  |
| 0    | 1    | 0    | 200M | 800M  |
| 0    | 0    | 0    | 266M | 1066M |

UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator**


Size: Document Number **Big Bear 2** Rev: -1

Date: Wednesday, October 22, 2008 Sheet 3 of 50

6 H\_A#(35..3) <<<>> H\_A#(35..3)

H\_DIN#(3..0) <<<>>H\_DIN#(3..0) 6  
H\_DSTBN#(3..0) <<<>>H\_DSTBN#(3..0) 6  
H\_DSTBP#(3..0) <<<>>H\_DSTBP#(3..0) 6  
H\_D#(63..0) <<<>>H\_D#(63..0) 6

Place testpoint on H\_TERR# with a GND 0.1" away




Side Band Non GTL

6 H\_ADSTB#1 <<<>> A6# ADSTB1#  
19 H\_A20M# <<<>> A5# A20M#  
19 H\_FERR# <<<>> A5# FERR#  
19 H\_IGNNE# <<<>> C4# IGNNE#  
19 H\_STPCLK# <<<>> D5# STPCLK#  
19 H\_INTR <<<>> C6# INTR#  
19 H\_NMI <<<>> B4# NMI#  
19 H\_SMI# <<<>> A3# SMI#


M4 RSVD#M4  
X N5 RSVD#N5  
X T2 RSVD#T2  
X V3 RSVD#V3  
X B2 RSVD#B2  
X C3 RSVD#C3  
X D2 RSVD#D2  
X D3 RSVD#D3  
X F6 RSVD#F6  
X B1 KEY\_NC

BGA479-SKT6-GPU7  
62.10079.001  
62.10053.401



All place within 2" to CPU


Follow Demo Circuit



Net "TEST4" as short as possible, make sure "TEST4" routing is reference to GND and away other noisy signals

Layout Note:  
Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5"  
Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5"

Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.  
CPU (1 of 2)  
Big Bear 2  
Date: Wednesday, October 22, 2008





layout note: "1D5V\_VCCA\_S0"  
as short as possible

Layout Note:  
VCCSENSE and VSSSENSE lines  
should be of equal length.


Layout Note:  
Provide a test point (with  
no stub) to connect a  
differential probe  
between VCCSENSE and  
VSSSENSE at the location  
where the two 54.9ohm  
resistors terminate the  
55 ohm transmission line.

**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

|                                   |                 |     |
|-----------------------------------|-----------------|-----|
| Title<br><b>CPU (2 of 2)</b>      |                 |     |
| Size                              | Document Number | Rev |
| <b>Big Bear 2</b>                 |                 | -1  |
| Date: Wednesday, October 22, 2008 | Sheet 5 of 50   |     |



Place them near to the chip ( < 0.5" )



NB1A 1 OF 10

|        |      |         |
|--------|------|---------|
| H_D#0  | F2   | H_D#_0  |
| H_D#1  | G8   | H_D#_1  |
| H_D#2  | F8   | H_D#_2  |
| H_D#3  | F6   | H_D#_3  |
| H_D#4  | G2   | H_D#_4  |
| H_D#5  | H6   | H_D#_5  |
| H_D#6  | F2   | H_D#_6  |
| H_D#7  | F6   | H_D#_7  |
| H_D#8  | D4   | H_D#_8  |
| H_D#9  | H3   | H_D#_9  |
| H_D#10 | M9   | H_D#_10 |
| H_D#11 | M11  | H_D#_11 |
| H_D#12 | J1   | H_D#_12 |
| H_D#13 | J2   | H_D#_13 |
| H_D#14 | N12  | H_D#_14 |
| H_D#15 | J6   | H_D#_15 |
| H_D#16 | P2   | H_D#_16 |
| H_D#17 | L2   | H_D#_17 |
| H_D#18 | R2   | H_D#_18 |
| H_D#19 | N9   | H_D#_19 |
| H_D#20 | L6   | H_D#_20 |
| H_D#21 | M5   | H_D#_21 |
| H_D#22 | I3   | H_D#_22 |
| H_D#23 | N2   | H_D#_23 |
| H_D#24 | R1   | H_D#_24 |
| H_D#25 | N5   | H_D#_25 |
| H_D#26 | N6   | H_D#_26 |
| H_D#27 | P13  | H_D#_27 |
| H_D#28 | N8   | H_D#_28 |
| H_D#29 | L7   | H_D#_29 |
| H_D#30 | N10  | H_D#_30 |
| H_D#31 | M3   | H_D#_31 |
| H_D#32 | I3   | H_D#_32 |
| H_D#33 | AD14 | H_D#_33 |
| H_D#34 | Y6   | H_D#_34 |
| H_D#35 | Y10  | H_D#_35 |
| H_D#36 | Y12  | H_D#_36 |
| H_D#37 | Y14  | H_D#_37 |
| H_D#38 | Y7   | H_D#_38 |
| H_D#39 | W2   | H_D#_39 |
| H_D#40 | AA8  | H_D#_40 |
| H_D#41 | Y9   | H_D#_41 |
| H_D#42 | AA13 | H_D#_42 |
| H_D#43 | AA9  | H_D#_43 |
| H_D#44 | AA11 | H_D#_44 |
| H_D#45 | AD11 | H_D#_45 |
| H_D#46 | AD10 | H_D#_46 |
| H_D#47 | AD13 | H_D#_47 |
| H_D#48 | AE12 | H_D#_48 |
| H_D#49 | AE9  | H_D#_49 |
| H_D#50 | AA2  | H_D#_50 |
| H_D#51 | AD8  | H_D#_51 |
| H_D#52 | AD3  | H_D#_52 |
| H_D#53 | AD3  | H_D#_53 |
| H_D#54 | AD7  | H_D#_54 |
| H_D#55 | AE14 | H_D#_55 |
| H_D#56 | AF3  | H_D#_56 |
| H_D#57 | AC1  | H_D#_57 |
| H_D#58 | AE3  | H_D#_58 |
| H_D#59 | AC3  | H_D#_59 |
| H_D#60 | AE11 | H_D#_60 |
| H_D#61 | AE8  | H_D#_61 |
| H_D#62 | AG2  | H_D#_62 |
| H_D#63 | AD6  | H_D#_63 |

HOST

|         |     |        |
|---------|-----|--------|
| H_A#_3  | A14 | H_A#3  |
| H_A#_4  | C15 | H_A#4  |
| H_A#_5  | E16 | H_A#5  |
| H_A#_6  | H13 | H_A#6  |
| H_A#_7  | C18 | H_A#7  |
| H_A#_8  | M16 | H_A#8  |
| H_A#_9  | J13 | H_A#9  |
| H_A#_10 | P16 | H_A#10 |
| H_A#_11 | R16 | H_A#11 |
| H_A#_12 | N17 | H_A#12 |
| H_A#_13 | M13 | H_A#13 |
| H_A#_14 | E17 | H_A#14 |
| H_A#_15 | P17 | H_A#15 |
| H_A#_16 | E17 | H_A#16 |
| H_A#_17 | G20 | H_A#17 |
| H_A#_18 | B19 | H_A#18 |
| H_A#_19 | J16 | H_A#19 |
| H_A#_20 | E20 | H_A#20 |
| H_A#_21 | H16 | H_A#21 |
| H_A#_22 | J20 | H_A#22 |
| H_A#_23 | L17 | H_A#23 |
| H_A#_24 | A17 | H_A#24 |
| H_A#_25 | B17 | H_A#25 |
| H_A#_26 | L16 | H_A#26 |
| H_A#_27 | C21 | H_A#27 |
| H_A#_28 | J17 | H_A#28 |
| H_A#_29 | H20 | H_A#29 |
| H_A#_30 | E18 | H_A#30 |
| H_A#_31 | K17 | H_A#31 |
| H_A#_32 | B20 | H_A#32 |
| H_A#_33 | F21 | H_A#33 |
| H_A#_34 | K21 | H_A#34 |
| H_A#_35 | L20 | H_A#35 |

|             |     |             |
|-------------|-----|-------------|
| H_ADS#_0    | B16 | H_ADS#_0    |
| H_ADS#_1    | G17 | H_ADS#_1    |
| H_BNR#_0    | A9  | H_BNR#_0    |
| H_BPRI#_0   | E11 | H_BPRI#_0   |
| H_BREQ#_0   | G12 | H_BREQ#_0   |
| H_DEFER#_0  | E3  | H_DEFER#_0  |
| H_DBSY#_0   | B10 | H_DBSY#_0   |
| HPLL_CLK#_0 | AH7 | HPLL_CLK#_0 |
| HPLL_CLK#_1 | AH6 | HPLL_CLK#_1 |
| H_DPWR#_0   | J11 | H_DPWR#_0   |
| H_DRDY#_0   | E9  | H_DRDY#_0   |
| H_HIT#_0    | H9  | H_HIT#_0    |
| H_HITM#_0   | E12 | H_HITM#_0   |
| H_LOCK#_0   | H11 | H_LOCK#_0   |
| H_TRDY#_0   | C9  | H_TRDY#_0   |

|          |     |          |
|----------|-----|----------|
| H_DIN#_0 | J8  | H_DIN#_0 |
| H_DIN#_1 | L3  | H_DIN#_1 |
| H_DIN#_2 | Y13 | H_DIN#_2 |
| H_DIN#_3 | Y1  | H_DIN#_3 |

|            |     |            |
|------------|-----|------------|
| H_DSTBN#_0 | L10 | H_DSTBN#_0 |
| H_DSTBN#_1 | M7  | H_DSTBN#_1 |
| H_DSTBN#_2 | AA5 | H_DSTBN#_2 |
| H_DSTBN#_3 | AE6 | H_DSTBN#_3 |

|            |     |            |
|------------|-----|------------|
| H_DSTBP#_0 | L9  | H_DSTBP#_0 |
| H_DSTBP#_1 | M8  | H_DSTBP#_1 |
| H_DSTBP#_2 | AA6 | H_DSTBP#_2 |
| H_DSTBP#_3 | AE5 | H_DSTBP#_3 |


|          |     |          |
|----------|-----|----------|
| H_REQ#_0 | B15 | H_REQ#_0 |
| H_REQ#_1 | K13 | H_REQ#_1 |
| H_REQ#_2 | E13 | H_REQ#_2 |
| H_REQ#_3 | B13 | H_REQ#_3 |
| H_REQ#_4 | B14 | H_REQ#_4 |



|         |     |         |
|---------|-----|---------|
| H_RS#_0 | B6  | H_RS#_0 |
| H_RS#_1 | E12 | H_RS#_1 |
| H_RS#_2 | C8  | H_RS#_2 |

CANTIGA-GM-GP-U-NF  
71.CNTIG.00U  
**71.CNTIG.D1U**






CANTIGA-GM-GP-U-NF  
71.CNTIG.00U








CANTIGA-GM-GP-U-NF  
71.CNTIG.00U



CANTIGA-GM-GP-U-NF  
71.CNTIG.00U









**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

|                   |                 |                         |                             |
|-------------------|-----------------|-------------------------|-----------------------------|
| Title             |                 | <b>Cantiga (5 of 6)</b> |                             |
| Size              | Document Number | Rev                     | -1                          |
| <b>Big Bear 2</b> |                 | Date                    | Wednesday, October 22, 2008 |
|                   |                 | Sheet                   | 10 of 50                    |



CANTIGA-GM-GP-U-NF  
71.CNTIG.00U



CANTIGA-GM-GP-U-NF  
71.CNTIG.00U







**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

File: **Cantiga (6 of 6)**  
Size: Document Number Rev: -1  
Date: Wednesday, October 22, 2008 Sheet 11 of 50





www.kythuatchinh.com



UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **LAUNCH**

Size: Document Number **Big Bear 2** Rev: -1

Date: Wednesday, October 22, 2008 Sheet 14 of 50





# LCD/INVERTER/CCD CONN

Place close to MXM slot for BB2



| Inverter Pin |            |
|--------------|------------|
| Pin          | Symbol     |
| 1            | Vin        |
| 2            | Vin        |
| 3            | Brightness |
| 4            | BLON       |
| 5            | GND        |
| 6            | GND        |

| CCD Pin |         |
|---------|---------|
| Pin     | Symbol  |
| 1       | CCD_PWR |
| 2       | USB-    |
| 3       | USB+    |
| 4       | GND     |
| 5       | GND     |



Place close to MXM slot for BB2











**Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

---

**LCD CONN**  
 Title: LCD CONN  
 Size: Document Number  
 Date: Wednesday, October 22, 2008 Sheet 15 of 50




---

**Big Bear 2**  
 Rev -1






Layout Note:  
Place these resistors  
close to the CRT-out  
connector





Layout Note:  
\* Must be a ground return path between this ground and the ground on the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

Hsync & Vsync level shift





For UMA CRT


For DIS CRT



CRT I/F & CONNECTOR



DDC\_CLK & DATA level shift






Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


**CRT Connector**

Big Bear 2



Date: Wednesday, October 22, 2008 Sheet 17 of 50









place U7 bottom side



**PIN34 DDCBUF:**  
1:DDC active buffer  
0:DDC passive buffer





GLAN\_COMP place within 500 mil of ICH9M

Place within 500 mils of ICH9 ball

|  |             |             |
|--|-------------|-------------|
| integrated VccSus1_05,VccSus1_5,VccCL1_5 |             |             |
| INTVRMEN                                 | High=Enable | Low=Disable |
| integrated VccLan1_05VccCL1_05           |             |             |
| LAN100_SLP                               | High=Enable | Low=Disable |

### 71.ICH9M.C1U

ODD

UMA


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (1 of 4)**

Size: Document Number

Rev: **-1**

Date: Wednesday, October 22, 2008 Sheet 19 of 50



放在Dimm Door打開可見處

**No Reboot Strap**  
 SPKR LOW = Default  
 High = No Reboot

| Pair | Device      |
|------|-------------|
| 0    | USB1        |
| 1    | USB4        |
| 2    | USB2        |
| 3    | Card reader |
| 4    | USB3        |
| 5    | Bluetooth   |
| 6    | wirelessLAN |
| 7    | WEBCAM      |
| 9    | NEW1        |
| 10   | TV card     |
| 11   | NC          |

**BOOT BIOS Strap**

| PCI_GNT#0 | SPI_CS#1 | BOOT BIOS Location |
|-----------|----------|--------------------|
| 0         | 1        | SPT                |
| 1         | 0        | PCT                |
| 1         | 1        | LPC(Default)       |

**A16 swap override strap**

| PCI_GNT#3 | low = A16 swap override enable | high = default |
|-----------|--------------------------------|----------------|
| 1         | Do Not Stuff                   | DY             |
| 173       | Do Not Stuff                   | DY             |
| 332       | Do Not Stuff                   | DY             |

**PlanarID**  
 (1,0)  
 SB: 0,0  
 SC: 1,0  
 -1: 0,1  
 -2: 1,1

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (2 of 4)**

Size: Document Number: **Big Bear 2** Rev: -1

Date: Wednesday, October 22, 2008 Sheet 20 of 50


GPI049 should be pulled down to GND only when using Teenan. When using Cantiga, this ball should be left as No Connect.



| SB1E |     | 5 OF 6 |     |
|------|-----|--------|-----|
| AA26 | VSS | H5     | VSS |
| AA27 | VSS | J23    | VSS |
| AA3  | VSS | J26    | VSS |
| AA6  | VSS | J27    | VSS |
| AB1  | VSS | AC22   | VSS |
| AA23 | VSS | K28    | VSS |
| AB28 | VSS | K29    | VSS |
| AB29 | VSS | L13    | VSS |
| AB4  | VSS | L15    | VSS |
| AB5  | VSS | L2     | VSS |
| AC17 | VSS | L26    | VSS |
| AC26 | VSS | L27    | VSS |
| AC27 | VSS | L5     | VSS |
| AC3  | VSS | L7     | VSS |
| AD1  | VSS | M12    | VSS |
| AD10 | VSS | M13    | VSS |
| AD12 | VSS | M14    | VSS |
| AD13 | VSS | M15    | VSS |
| AD14 | VSS | M16    | VSS |
| AD17 | VSS | M17    | VSS |
| AD18 | VSS | M23    | VSS |
| AD21 | VSS | M28    | VSS |
| AD28 | VSS | M29    | VSS |
| AD29 | VSS | N11    | VSS |
| AD4  | VSS | N12    | VSS |
| AD5  | VSS | N13    | VSS |
| AD6  | VSS | N14    | VSS |
| AD7  | VSS | N15    | VSS |
| AD9  | VSS | N16    | VSS |
| AE12 | VSS | N17    | VSS |
| AE13 | VSS | N18    | VSS |
| AE14 | VSS | N26    | VSS |
| AE16 | VSS | N27    | VSS |
| AE17 | VSS | P12    | VSS |
| AE2  | VSS | P13    | VSS |
| AE20 | VSS | P14    | VSS |
| AE24 | VSS | P15    | VSS |
| AE3  | VSS | P16    | VSS |
| AE4  | VSS | P17    | VSS |
| AE6  | VSS | P2     | VSS |
| AE9  | VSS | P23    | VSS |
| AE13 | VSS | P28    | VSS |
| AE16 | VSS | P29    | VSS |
| AF18 | VSS | P4     | VSS |
| AF22 | VSS | P7     | VSS |
| AH26 | VSS | R11    | VSS |
| AF26 | VSS | R12    | VSS |
| AF27 | VSS | R13    | VSS |
| AF5  | VSS | R14    | VSS |
| AF7  | VSS | R15    | VSS |
| AF9  | VSS | R16    | VSS |
| AG13 | VSS | R17    | VSS |
| AG18 | VSS | R18    | VSS |
| AG18 | VSS | R28    | VSS |
| AG20 | VSS | T12    | VSS |
| AG23 | VSS | T13    | VSS |
| AG3  | VSS | T14    | VSS |
| AG6  | VSS | T15    | VSS |
| AG9  | VSS | T16    | VSS |
| AH12 | VSS | T17    | VSS |
| AH14 | VSS | T23    | VSS |
| AH17 | VSS | B26    | VSS |
| AH19 | VSS | U12    | VSS |
| AH2  | VSS | U13    | VSS |
| AH22 | VSS | U14    | VSS |
| AH25 | VSS | U15    | VSS |
| AH28 | VSS | U16    | VSS |
| AH5  | VSS | U17    | VSS |
| AH8  | VSS | AD23   | VSS |
| AJ12 | VSS | U26    | VSS |
| AJ14 | VSS | U27    | VSS |
| AJ17 | VSS | U3     | VSS |
| AJ8  | VSS | Y1     | VSS |
| B11  | VSS | V13    | VSS |
| B14  | VSS | V15    | VSS |
| B17  | VSS | V23    | VSS |
| B2   | VSS | V28    | VSS |
| B20  | VSS | V29    | VSS |
| B23  | VSS | V4     | VSS |
| B5   | VSS | V5     | VSS |
| B8   | VSS | W26    | VSS |
| C26  | VSS | W27    | VSS |
| C27  | VSS | W3     | VSS |
| E11  | VSS | Y1     | VSS |
| E14  | VSS | Y28    | VSS |
| E18  | VSS | Y29    | VSS |
| E2   | VSS | Y4     | VSS |
| E21  | VSS | Y5     | VSS |
| E24  | VSS | AG28   | VSS |
| E5   | VSS | AH6    | VSS |
| E8   | VSS | AF2    | VSS |
| F18  | VSS | B25    | VSS |
| F28  | VSS |        |     |
| F29  | VSS |        |     |
| G12  | VSS |        |     |
| G14  | VSS |        |     |
| G18  | VSS |        |     |
| G21  | VSS |        |     |
| G24  | VSS |        |     |
| G26  | VSS |        |     |
| G27  | VSS |        |     |
| H2   | VSS |        |     |
| H23  | VSS |        |     |
| H29  | VSS |        |     |

| NCTF TEST PIN |               |      |                    |
|---------------|---------------|------|--------------------|
| A1            | NCTF_VSS#A1   | A1   | TP195 Do Not Stuff |
| A2            | NCTF_VSS#A2   | A2   | TP194 Do Not Stuff |
| B1            | NCTF_VSS#B1   | B1   | TP190 Do Not Stuff |
| A29           | NCTF_VSS#A29  | A29  | TP193 Do Not Stuff |
| A28           | NCTF_VSS#A28  | A28  | TP191 Do Not Stuff |
| B29           | NCTF_VSS#B29  | B29  | TP191 Do Not Stuff |
| AJ1           | NCTF_VSS#AJ1  | AJ1  | TP313 Do Not Stuff |
| AJ2           | NCTF_VSS#AJ2  | AJ2  | TP314 Do Not Stuff |
| AH1           | NCTF_VSS#AH1  | AH1  | TP174 Do Not Stuff |
| AJ28          | NCTF_VSS#AJ28 | AJ28 | TP315 Do Not Stuff |
| AJ29          | NCTF_VSS#AJ29 | AJ29 | TP172 Do Not Stuff |
| AH29          | NCTF_VSS#AH29 | AH29 | TP175 Do Not Stuff |

ICH9M-GP-NF  
71.ICH9M.00U



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (4 of 4)**

Size: Document Number

Date: Wednesday, October 22, 2008

Sheet 22 of 50


Rev: **Big Bear 2**

Rev: -1





# SATA ODD Connector

## 1st HDD SATA Connector



## 2nd HDD SATA Connector






UMA





# BLUETOOTH MODULE



1.5A / High Active Voltage 2V




## MDC 1.5 CONN








### 7 IN1 CARD-READER (SD/SD IO/MMC/MMC4.0/MS/MS PRO/XD)



| Pin | Signal   | IC Pin | IC Signal           |
|-----|----------|--------|---------------------|
| 4   | XD-VCC   | 22     | SD DAT5/XD D0       |
| 19  | SD-VCC   | 21     | XD D1               |
| 29  | MS-VCC   | 17     | SD DAT7/XD D2/MS D2 |
|     |          | 12     | XD-DAT2             |
|     |          | 11     | SD DAT1/XD D4       |
| 28  | MMC-DAT4 | 9      | XD D5/MS BS         |
| 24  | MMC-DAT5 | 7      | SD DAT0/XD D6/MS D0 |
| 13  | MMC-DAT6 | 6      | SD DAT6/XD D7/MS D3 |
| 10  | MMC-DAT7 |        |                     |
|     |          | 32     | SD DAT4/XD WP#      |
| 14  | MS-BS    | 33     | SD DAT3/XD WE#      |
| 23  | MS-INS   |        |                     |
| 27  | MS-SCLK  | 34     | XD ALE              |
| 18  | MS-DAT0  | 35     | XD CLE              |
| 16  | MS-DAT1  | 36     | XD CE#              |
| 20  | MS-DAT2  | 37     | SD DAT2/XD RE#      |
| 25  | MS-DAT3  | 38     | XD R/B#             |
|     |          | 40     | XD CD#              |
|     |          | NP1    |                     |
|     |          | NP2    |                     |
|     |          | 3      |                     |
|     |          | 39     |                     |
|     |          | 41     |                     |
|     |          | 42     |                     |

| Pin | Signal              | IC Pin | IC Signal |
|-----|---------------------|--------|-----------|
| 1   | SD_CD#              | 1      | SD_CD     |
| 2   | SD_WP               | 2      | SD_WP     |
| 7   | SD_CLK              | 15     | SD-CLK    |
| 15  | SD_CMD              | 8      | SD-CMD    |
| 26  | SD DAT0/XD D6/MS D0 | 5      | SD-DAT0   |
| 8   | SD DAT1/XD D4       | 31     | SD-DAT1   |
| 5   | SD DAT2/XD RE#      | 31     | SD-DAT2   |
| 31  | SD DAT3/XD WE#      | 30     | SD-DAT3   |



UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Realtek Card Reader**

Size: Document Number

Date: Wednesday, October 22, 2008

Sheet 27 of 50




Rev: -1

**Big Bear 2**



# LAN Connector

1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.



UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title  
**LAN CONN**

|         |                                      |                  |
|---------|--------------------------------------|------------------|
| Size A3 | Document Number<br><b>Big Bear 2</b> | Rev<br><b>-1</b> |
|---------|--------------------------------------|------------------|

Date: Wednesday, October 22, 2008 Sheet 29 of 50

7 PEG\_TXP[15..0] <<>>  
 7 PEG\_TXN[15..0] <<>>  
 7 PEG\_RXP[15..0] <<>>  
 7 PEG\_RXN[15..0] <<>>

NV SMBus  
 A(pin143&145) : VGA(CRT) / DOCK  
 B(pin218&220) : DVI  
 C(pin208&210) : HDMI / TPI / LVDS



UMA

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Graphic MXM CONN**


Size: A3 Document Number: **Big Bear 2** Rev: -1

Date: Wednesday, October 22, 2008 Sheet: 30 of 50


# NEWCARD Connector

Reserve the symbol  
for bottom side  
connector


## TOP VIEW



Place them Near to Chip









Place them Near to Connector



UMA

|  |                   |                            |          |
|--|-------------------|----------------------------|----------|
| <b>緯創資通</b>  |                   | <b>Wistron Corporation</b> |          |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                   |                            |          |
| <b>NEW CARD</b>  |                   |                            |          |
| Size   | Document Number   | Rev                        |          |
|  | <b>Big Bear 2</b> | -1                         |          |
| Date: Wednesday, October 22, 2008  |                   | Sheet                      | 31 of 50 |

# Mini Card Connector(WLAN)



UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **MINI CARD**


Size A3 Document Number: **Big Bear 2** Rev: **-1**

Date: Wednesday, October 22, 2008 Sheet 32 of 50





# AUDIO OP AMPLIFIER








UMA

**緯創資通 Wistron Corporation**  
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **AUDIO AMP**

Size: Document Number: **Big Bear 2** Rev: -1


Date: Wednesday, October 22, 2008 Sheet 34 of 50




**SUBWOOFER**



**REAR Speaker**










www.kythuatvithinh.com

TOP VIEW



(BOTTOM VIEW)

GOLDEN FINGER FOR DEBUG BOARD



UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **BIOS**

Size: Document Number: **Big Bear 2** Rev: -1

Date: Wednesday, October 22, 2008 Sheet 37 of 50



# CIR Module



www.kythuatchinh.com

## Check test point

|                  |     |   |                    |
|------------------|-----|---|--------------------|
| 3D3V_S0          | ——— | ⊙ | TP202 Do Not Stuff |
| 3D3V_AUX_S5      | ——— | ⊙ | TP141 Do Not Stuff |
| 3D3V_S5          | ——— | ⊙ | TP120 Do Not Stuff |
| 5V_S5            | ——— | ⊙ | TP130 Do Not Stuff |
| 20,36 PM_PWRBTN# | <<< | ⊙ | TP115 Do Not Stuff |
| 4,19,40 H_PWRGD  | <<< | ⊙ | TP320 Do Not Stuff |
| 36,40 S5_ENABLE  | <<< | ⊙ | TP110 Do Not Stuff |
| 4,6 H_CPURST#    | <<< | ⊙ | TP278 Do Not Stuff |

Test Point 放在 Dimm Door 打開可量測處

UMA

**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**CIR & test point**

Size  
A3

Document Number

**Big Bear 2**



Rev

**-1**

Date: Wednesday, October 22, 2008

Sheet 39 of 50


# Run Power




www.kytheratvithinh.com




**CPU\_CORE**  
ISL6266A




**TPS51125**  
5V/3D3V




**RT9018A**  
1D5V\_S0



**GFX\_CORE**  
ISL6263A




**RT9026** 0D9V\_S0




**G9131** 2D5V\_S0




**TPS51124**  
1D8V/1D05V




**Charger BQ24750**





**Adapter**




緯創資通 **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.



|  |                 |
|--|-----------------|
|  <b>Wistron Corporation</b><br>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |
| <b>ISL6266A CPU CORE</b>   |                 |
| Title  | Document Number |
| Size A3  | Rev -1          |
| <b>Big Bear 2</b>  |                 |
| Date: Wednesday, October 22, 2008  | Sheet 42 of 50  |



Design Current = 6A  
 Max Current = 7A  
 OCP min = 10A  
 Cyntec 7\*7\*3  
 DCR=30mohm, Irating=6A  
 Isat=13.5A



Design Current = 6A  
 Max Current = 7A  
 OCP min = 10A

Cyntec 7\*7\*3  
 DCR=30mohm, Irating=6A  
 Isat=13.5A

UMA


**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DCDC 5V/3D3V (TPS51125)**


Size A3 Document Number Rev -1

Date: Wednesday, October 22, 2008 Sheet 43 of 50


**1D5V\_S0**  
**I<sub>o</sub>max=2.5A**



**2D5V\_S0**  
**I<sub>o</sub>max=0.3A**




**I<sub>o</sub>max=1A**  
**OCP>2A**




UMA

|                                   |                 |  |               |
|-----------------------------------|-----------------|--|---------------|
| <b>緯創資通 Wistron Corporation</b>   |                 | 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |               |
| <b>Title</b>                      |                 |  |               |
| <b>1D5V &amp; 0D9V &amp; 2D5V</b> |                 |  |               |
| Size A3                           | Document Number | <b>Big Bear 2</b>  |               |
| Date: Wednesday, October 22, 2008 | Sheet 44        | of   | 50            |
|                                   |                 |  | <b>Rev -1</b> |



$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$   
 $I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in}-V_{out}) * V_{out}) / V_{in})$   
 I/P cap: 10U 25V K1206 X5R/ 78.10622.52L



|        | GND                  | OPEN                 | V5FILT               |
|--------|----------------------|----------------------|----------------------|
| TONSEL | 240k/CH1<br>300k/CH2 | 300k/CH1<br>360k/CH2 | 360k/CH1<br>420k/CH2 |

$V_{out} = 0.758V * (R1+R2)/R2$  --> PWM mode  
 $V_{out} = 0.764V * (R1+R2)/R2$  --> Skip Mode


UMA

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51124 1D8V 1D05V**

Size A3 Document Number **Big Bear 2** Rev **-1**

Date: Wednesday, October 22, 2008 Sheet 45 of 50



7 GFVXR\_EN PH & PL on P.7

20,23,30,31,34,36,40,44,45 PM\_SLP\_S3#

42,44,45 CPUORE\_ON

R26 for Intel GPU/With Load line  
R27 for ATI GPU/Without Load line

Parallel

Place close to L1


<<< GFX\_VID[4..0]

20080617

2007/9/10

UMA

|  |                 |                     |       |
|--|-----------------|---------------------|-------|
| 緯創資通   |                 | Wistron Corporation |       |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. |                 |                     |       |
| File ISL6263A GFX CORE   |                 |                     |       |
| Doc No   | Document Number | Rev                 | Rev   |
|  |                 | Big Bear 2          | -1    |
| Date: Wednesday, October 22, 2008  |                 | Sheet 46            | of 50 |







**STAND OFF**

**SPRING ON BOTTOM**

**CPU & NB**

**MDC**


**Mini Card**

**MXM**


**DIMM**

**Touch Pad**


**MXM SPRING**



**EMI**

















**Near H38    Near SB    Near CRT    USB port    HDMI**




UMA

|   |                |
|---|----------------|
| <p><b>緯創資通 Wistron Corporation</b><br/>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p> |                |
| Title: <b>EMI/Spring/Boss</b>   |                |
| Size: Document Number   | Rev: -1        |
| <p><b>Big Bear 2</b></p>  |                |
| Date: Wednesday, October 22, 2008   | Sheet 49 of 50 |



UMA

|   |                                      |
|---|--------------------------------------|
|  <b>Wistron Corporation</b><br>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                                      |
| Title   |                                      |
| <b>AFTE</b>   |                                      |
| Size<br>A3  | Document Number<br><b>Big Bear 2</b> |
| Date: Wednesday, October 22, 2008   | Sheet 50 of 51                       |
| Rev<br><b>-1</b>  |                                      |

*EC SC01/20/Change R316 to 20R2F(For USB eye diagram)*

*EC SC02/24/Swap net SATA\_RXN5 SATA\_RXP5*

*EC SC03/29/Add C679 C680 for XF1(For IEEE common voltage channel D fail)*

*EC SC04/33/Add RN95 RN104(vendor realtek request)*

*EC SC05/36/Swap KBI1 pin definition*

www.kythuativinh.com

UMA

|   |                 |                            |       |
|---|-----------------|----------------------------|-------|
| <b>緯創資通</b>   |                 | <b>Wistron Corporation</b> |       |
| 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,<br>Taipei Hsien 221, Taiwan, R.O.C. |                 |                            |       |
| <b>EC Tracking Record</b>   |                 |                            |       |
| Title   |                 |                            | Rev   |
| Size  | Document Number | -1                         |       |
| Date: Wednesday, October 22, 2008   |                 | Sheet 51                   | of 51 |