

BOM MARK  
 ED@ INT. VGA WITH DOCK  
 ID@ INT. VGA WITH DOCK  
 ND@ W/O DOCKING要打  
 E@ EXT VGA 要打  
 I@ INTVGA 要打  
 SA@ SATA 要打  
 F@ FIXED ODD要打  
 SW@ SWAPPABLE ODD 要打  
 3@ 3in1 n打  
 N@ NEW CARD 要打  
 4@ 4401 n打  
 5@ 5705M 要打  
 D@ DOCKING 要打

PM : 紀明進 Sunyu Jih  
 EE Laerer : 劉鳴豹 Selmon Liu  
 ME Leader : 林哲敏 Mill Lin

PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD24	INTA#	BROADCOM LAN
REQ2# / GNT2#	AD19	INTB# , INTD#	MINI-PCI
REQ1# / GNT1#	AD17	INTC# , INTD# , INTA#	TI 7411

**REV. E**


**PROJECT : ZL2**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>BLOCK DIAGRAM</b>	F
Date:	Wednesday, December 22, 2004	Sheet 1 of 41

REV: POP R203 R468 AND DEPOP R204, R470 FOR DOTHAN B

Place these termination to close CK410M.

B: DEPOP SSC COMPONENTS  
E: R200/202 CHANGE TO 12ohm for EA pass




B: DEPOP COMPONENTS FOR DIFFERENT SKUS

B: DEPOP COMPONENTS FOR DIFFERENT SKUS

C: ADD PULLUPS  
D: DEPOP R615

B: DEPOP SSC COMPONENTS

B: DEPOP COMPONENTS FOR DIFFERENT SKUS



Place these termination to close CK410M.






	FSC	FSB	FSA	CPU	SRC	PCI
DOTHAN-A 400	1	0	1	100	100	33
DOTHAN-A 533	0	0	1	133	100	33
	0	1	1	166	100	33
	0	1	0	200	100	33
	0	0	0	266	100	33
	1	0	0	333	100	33
	1	1	0	400	100	33
	1	1	1	RSVD	100	33

**QUANTA COMPUTER**

File: CLOCK GENERATOR

Size: Document Number ZL2 Rev F

Date: Tuesday, December 21, 2004 Sheet 2 of 41



**QUANTA COMPUTER**






Title: Dothan Processor (HOST)

Size: Document Number ZLZ




Date: Tuesday, December 21, 2004

Sheet 3 of 41




Rev F



Total caps = 2633 uF  
 ESR = 15m ohm/5 // 5m ohm/25 // 5m ohm/15



U34E		VSS	
AF23	VSS136	AG37	VSS0
H23	VSS137	Y37	VSS1
AL22	VSS138	V37	VSS2
AM22	VSS139	T37	VSS3
J22	VSS140	P37	VSS4
E22	VSS141	M37	VSS5
D22	VSS142	K37	VSS6
A22	VSS143	H37	VSS7
AN21	VSS144	E37	VSS8
FE21	VSS145	AN36	VSS9
F21	VSS146	AL36	VSS10
C21	VSS147	AJ36	VSS11
AK20	VSS148	FE36	VSS12
V20	VSS149	AE36	VSS13
G20	VSS150	AD36	VSS14
F20	VSS151	AC36	VSS15
E20	VSS152	AB36	VSS16
D20	VSS153	AA36	VSS17
A20	VSS154	Y36	VSS18
AN19	VSS155	AE35	VSS19
AG19	VSS156	W35	VSS20
W19	VSS157	V35	VSS21
T19	VSS158	U35	VSS22
J19	VSS159	T35	VSS23
H19	VSS160	R35	VSS24
C19	VSS161	R35	VSS25
U18	VSS162	N35	VSS26
AL18	VSS163	M35	VSS27
B18	VSS164	M35	VSS28
A18	VSS165	K35	VSS29
AN17	VSS166	J35	VSS30
AJ17	VSS167	J35	VSS31
FE17	VSS168	H35	VSS32
G17	VSS169	G35	VSS33
C17	VSS170	F35	VSS34
AL16	VSS171	E35	VSS35
K16	VSS172	D35	VSS36
D16	VSS173	C35	VSS37
D16	VSS174	AN34	VSS38
A16	VSS175	AH34	VSS39
K15	VSS176	AD34	VSS40
C15	VSS177	AC34	VSS41
AN14	VSS178	AB34	VSS42
AL14	VSS179	AA34	VSS43
AH14	VSS180	C34	VSS44
AG14	VSS181	AL33	VSS45
K14	VSS182	AD33	VSS46
J14	VSS183	AD33	VSS47
E14	VSS184	U33	VSS48
B14	VSS185	U33	VSS49
A14	VSS186	U33	VSS50
J12	VSS187	T33	VSS51
D12	VSS188	R33	VSS52
B12	VSS189	P33	VSS53
AN11	VSS190	N33	VSS54
AL11	VSS191	M33	VSS55
AA11	VSS192	K33	VSS56
FE11	VSS193	K33	VSS57
Y11	VSS194	H33	VSS58
H11	VSS195	G33	VSS59
F11	VSS196	E33	VSS60
AA10	VSS199	D33	VSS61
Y10	VSS200	AN32	VSS62
L10	VSS201	AJ32	VSS63
D10	VSS202	AD32	VSS64
AN9	VSS203	AC32	VSS65
AH9	VSS204	AB32	VSS66
AE9	VSS205	AA32	VSS67
AC9	VSS206	Y32	VSS68
AA9	VSS207	C32	VSS69
Y9	VSS208	AL31	VSS70
T9	VSS209	AG31	VSS71
K9	VSS210	AD31	VSS72
H9	VSS211	W31	VSS73
A9	VSS212	U31	VSS74
AL8	VSS213	V31	VSS75
Y8	VSS214	L31	VSS76
PR	VSS215	T31	VSS77
L8	VSS216	R31	VSS78
ER	VSS217	P31	VSS79
CR	VSS218	N31	VSS80
AN7	VSS219	M31	VSS81
AK7	VSS220	L31	VSS82
AG7	VSS221	K31	VSS83
AA7	VSS222	J31	VSS84
Y7	VSS223	H31	VSS85
AL6	VSS224	G31	VSS86
AE6	VSS225	F31	VSS87
AC6	VSS226	E31	VSS88
AA6	VSS227	D31	VSS89
TR	VSS228	AP30	VSS90
PE	VSS229	AE30	VSS91
LE	VSS230	AC30	VSS92
AF5	VSS231	AB30	VSS93
AL5	VSS232	Y30	VSS94
W5	VSS233	C30	VSS95
ES	VSS234	AM29	VSS96
AN4	VSS235	AJ29	VSS97
AF4	VSS236	AC29	VSS98
Y4	VSS237	AD29	VSS99
U4	VSS238	AA29	VSS100
P4	VSS239	W29	VSS101
L4	VSS240	V29	VSS102
H4	VSS241	U29	VSS103
CA	VSS242	P29	VSS104
A3	VSS243	L29	VSS105
AC3	VSS244	H29	VSS106
AB3	VSS245	G29	VSS107
AA3	VSS246	F29	VSS108
C3	VSS247	E29	VSS109
AN2	VSS248	D29	VSS110
AL2	VSS249	A29	VSS111
AE2	VSS250	Y29	VSS112
AD2	VSS251	AC28	VSS113
Y2	VSS252	AB28	VSS114
V2	VSS253	AA28	VSS115
P2	VSS254	W28	VSS116
B27	VSS255	E28	VSS117
Q26	VSS256	AN27	VSS118
E26	VSS257	AL27	VSS119
A26	VSS258	AJ27	VSS120
AN24	VSS259	AG27	VSS121
AL24	VSS260	AE27	VSS122
Q26	VSS261	AD27	VSS123
E26	VSS262	AC27	VSS124
A26	VSS263	AB27	VSS125
AN24	VSS264	AA27	VSS126
AL24	VSS265	W27	VSS127
Q26	VSS266	G27	VSS128
A26	VSS267	E27	VSS129
Q26	VSS268	AJ24	VSS130
D2	VSS269	AG24	VSS131
Y1	VSS270	F24	VSS132
B36	VSS271	D24	VSS133
		B24	VSS134
			VSS135





DO NOT INSTALL FOR DOTHAN-A AND INSTALL FOR DOTHAN-B



MD[0..63] → MD[0..63] <9,10>  
 SM\_DQS[0..7] → SM\_DQS[0..7] <9,10>  
 SDM[0..7] → SDM[0..7] <9,10>


U34B



DDR SYSTEM MEMORY A



@ALVISO\_GM/GML


U34G




DDR SYSTEM MEMORY B

@ALVISO\_GM/GML












For terminal R-pack.






**PROJECT : ZL2**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>DDR TERMINATION</b>	F
Date:	Tuesday, December 21, 2004	Sheet 10 of 41



# MEMORY CLOCK SPREAD SPECTRUM



SRS = 1 DOWN -2.5%  
0 DOWN -1.8%  
M DOWN -0.6%




15 MIL




**PROJECT : ZL2**  
**Quanta Computer Inc.**

VGA HOST(ATI M24)

Size: 11 of 41  
Date: Tuesday, December 21, 2004







Place close to ASIC

GPIO_0	PCI-Express Current Calibration Bandgap Backup 0: use reference voltage from Bandgap 1: use reference voltage from resistor divider
GPIO_1	PCI-Express PLL Calibration force enable 0: Disable PLL force calibration 1: Enable PLL force calibration
GPIO_(3,2)	00: PCI Express 1.0 mode 01: RESERVED 10: PCI Express 1.0 mode 11: RESERVED
GPIO_4	Turn off PCI-Express impedance / strength calibration 0: enable 1: disable
GPIO_5	Bypass PCI-Express PLL

### STRAPS PIN


GPIO_6	PCI-Express transmitter current compensation 0: Normal 1: Inject extra current for output buffer switching
GPIO_8	Strap to set the debug muxes to bring out DEBUG signals even if registers are inaccessible
GPIO(9,13:11) INT P/D	ROMIDCFG 0x0x: No ROM, CHG_ID=0 0x1x: No Rom, CHG_ID=1 1000: Parallel ROM, Chip ID'S from ROM 1000: Parallel ROM, Chip ID'S from ROM
DVPDATA_21-23 MEM TYPE	DVPDATA_21: 0=4Mx32 1=8Mx32 DVPDATA_22: 0=128M 1=64M DVPDATA_23: 0=Hynix 1=Samsung






**PROJECT :ZL2**  
Quanta Computer Inc.

Size Custom	Document number	<b>ATI M24 MEM/STRAPS PIN</b>	Rev F
Date:	Tuesday, December 21, 2004	Sheet	13 of 41




**VGA DDR MEMORY A**  
 @64/128MBytes DDR 128Mbit 1MX32X4 uBGA




Place close to memory


**VGA DDR MEMORY B**  
 @64/128MBytes DDR 128Mbit 1MX32X4 uBGA



Place close to memory




At least a 2.5:1 spacing between the pair  
 These resistors and caps must be placed to minimize any stubs. These must also be placed after the memory




At least a 2.5:1 spacing between the pair  
 These resistors and caps must be placed to minimize any stubs. These must also be placed after the memory

**B: DEPOP WHEN EXT. VGA**









PULL LOW FOR DVO NOT PRESENT (INTERNAL PULLLOW IN 915GM)

+2.5V 250mA  
+3V 190mA



**B: ALWAYS NOT ON, TEST ONLY**






- <6> INT\_TV\_Y/G I@0.4 TV\_Y/G R416
- <6> INT\_TV\_C/R I@0.4 TV\_C/R R417
- <6> INT\_TV\_COMP I@0.4 TV\_COMP R415
- <11> EXT\_TV\_Y/G E@0.4 TV\_Y/G R404
- <11> EXT\_TV\_C/R E@0.4 TV\_C/R R405
- <11> EXT\_TV\_COMP E@0.4 TV\_COMP R403

**PROJECT : ZL2**  
**Quanta Computer Inc.**



Size: Document Number  
**DVO CH7011A & RJ45-11 CON** Rev F

Date: Tuesday, December 21, 2004 1 Sheet 16 of 41








SEL	FUNCTION
LOW	IN_B0
HIGH	IN_B1








C: ADD CIRCUITS WHEN NO DOCKING


C: CHANGE VALUES





E: CHANGE TO 0ohm for Acer LCD













CSEL:  
0 DRIVE0  
1 DRIVE1



Media Bay Connector  
S : DFHS60FR311  
F : DFHS50FR156

BAY ID STATUS

RBAYID0/ LBAYID0	RBAYID1/ LBAYID1	STATUS
0	0	FDD
0	1	HDD
1	0	CD/DVD

F: CHANGE TO -LPDIAG


F: ADD DISCHARGE CIRCUIT

E: DEPOP R40 AND POP R42 FOR SWAP BAY

B: REMOVE PULLDOWN R50





B: CHANGE FROM PDTCL43TT

D: C82 CHANGED FROM .1U/12V





ID Select : AD20  
 Interrupt Pin : INTB# , INTC#  
 Request Indicate : REQ1#  
 Grant Indicate : GNT1#


MINI-PCI




B: REMOVE CHOKE PADS




BOT








**B: REMOVE RING FUNCTION**



**E: ADD PULL-LOW**





**C: DEPOP**








IF EEPROM NOT USE , CLK & DAT PULL DOWN


2ND SOURCE: AKE3L8S0A03



**B: REMOVE 1394CHOKE PADS**









**B: CHANGE SIZE OF C796 FOR ME**


Voltage Rail	4401	5702	5705M
VDDIO_PCI	3V_S5	+3V	+3V
+3V_2.5V_LAN	3.3V	2.5V	2.5V
+1.8V_1.2V_LAN	1.8V	1.2V	1.2V





### 15mm x 15mm BGA196






**C: CHANGED FROM 200OHM**



**B: CHANGE SIZE OF C741 FOR ME**



**B: ALWAYS USE -100MBPS**  
**C: CHANGED FROM 1.24K OHM FOR 5788**  
 4401 1.27K



**B: CORRECT PIN B11, C11 SHORT**  
 40mils 2.5V@88mA 0.564W





**1.5" AWAY FROM CHIP**  
 Use Philips BCP69-16, hie=75-275




BCM4401 is for 10/100(1.8)  
 BCM5702 is for giga  
 BCM5705M is for giga cost-down(12)

**PROJECT : ZL2**  
**Quanta Computer Inc.**


Size	Document Number	Rev
	<b>BCM4401/5705M LAN</b>	F
Date:	Tuesday, December 21, 2004	Sheet 25 of 41



B: DEPOP C210, C184, R87, R99 WHEN NO 1G LAN









C: ADD CIRCUITS WHEN NO DOCKING



E: ADD FOR EMI REQUEST


The AMC20463-004 modem is used for mother board family MBAMC20463-004.





**PROJECT : ZL2**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>AUDIO</b>	F
Date:	Tuesday, December 21, 2004	Sheet 27 of 41



GAIN1	SPKR MODE	HP MODE
0	10.5	3
1	9	0



**AMP POWER**





- F: RESTORE PAD26 FOR EMI REQUEST
- E: REMOVE PAD26, AND PAD35 CHANGE LOCATION
- B: ADD SPRING FOR MODEM CABLE




B: CHANGE EZ4'S HEADPHONE SOURCE

**SPEAKER CON.**




B: CHANGE EZ4'S HEADPHONE SOURCE



**D: CHANGE TO SPDIF CONN**

**LINE OUT&SPDIF**








F: NEW ADD FOR ESD  
CLOSE TO CN35

F: TURN OFF LED WHEN NO PLUG

**PROJECT : ZL2**  
**Quanta Computer Inc.**

LDRQ#(pin 8) internal is no use





CHANGED FROM PR\_INSERT# <21> -R-BAYINS PR\_STS <19,33>

C: CHANGED FROM IOP3,4

<22> BT\_POWERON# BT\_POWERON#

<34> VRON MAINON SUSON SS\_ON



Should have a 0.1uF capacitor close to every GND-VCC pair + one larger cap on the supply.








Table with 3 columns: I/O Address, Index, Data. It lists memory addresses for BADDR1-0, BADDR2-1, and BADDR3-0.











BIU configuration should match flash speed used





FOR 97551 ONLY





PROJECT : ZL2 Quanta Computer Inc. logo and project information.







**E: REVERSE RX AND TX**




**B: DEL HOLE23**


**PROJECT : ZL2**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>EZ PORT &amp; SIO (87383)</b>	<b>F</b>
Date:	Tuesday, December 21, 2004	Sheet 32 of 41






**B: DOCKING CIRCUITS MODIFIED**





**D: ADD EMI SOLUTION**




**E: POP C24,25,26 FOR EMI**

**B: CHANGED FROM 10K**




**E: RESERVE FOR EMI REQUEST**

**PROJECT : ZL2**  
**Quanta Computer Inc.**



OCP = 28A

D: CHANGE SETTING



D: CHANGE SETTING


SUSPEND MODE (SUS=HIGH)

S2	S1	S0	Output
✓ OPEN	VCC	GND	0.748V

VCC\_BOOT

B2	B1	B0	Output
GND	GND	GND	1.708V
REF	REF	REF	1.372V
OPEN	OPEN	OPEN	1.036V
VCC	VCC	VCC	0.700V
REF	VCC	VCC	1.212V

D5	D4	D3	D2	D1	D0	Output	D5	D4	D3	D2	D1	D0	Output
1	0	0	0	0	0	1.196V	0	0	0	0	0	0	1.708V
1	0	0	0	0	1	1.180V	0	0	0	0	0	1	1.692V
1	0	0	0	1	0	1.164V	0	0	0	0	1	0	1.676V
1	0	0	0	1	1	1.148V	0	0	0	0	1	1	1.660V
1	0	0	1	0	0	1.132V	0	0	0	1	0	0	1.644V
1	0	0	1	0	1	1.116V	0	0	0	1	0	1	1.628V
1	0	0	1	1	0	1.100V	0	0	0	1	1	0	1.612V
1	0	0	1	1	1	1.084V	0	0	0	1	1	1	1.596V
1	0	1	0	0	0	1.068V	0	0	1	0	0	0	1.580V
1	0	1	0	0	1	1.052V	0	0	1	0	0	1	1.564V
1	0	1	0	1	0	1.036V	0	0	1	0	1	0	1.548V
1	0	1	0	1	1	1.020V	0	0	1	0	1	1	1.532V
1	0	1	1	0	0	1.004V	0	0	1	1	0	0	1.516V
1	0	1	1	0	1	0.988V	0	0	1	1	0	1	1.500V
1	0	1	1	1	0	0.972V	0	0	1	1	1	0	1.484V
1	0	1	1	1	1	0.956V	0	0	1	1	1	1	1.468V
1	1	0	0	0	0	0.940V	0	1	0	0	0	0	1.452V
1	1	0	0	0	1	0.924V	0	1	0	0	1	0	1.436V
1	1	0	0	1	0	0.908V	0	1	0	0	1	0	1.420V
1	1	0	0	1	1	0.892V	0	1	0	1	0	1	1.404V
1	1	0	1	0	0	0.876V	0	1	0	1	0	0	1.388V
1	1	0	1	0	1	0.860V	0	1	0	1	0	1	1.372V
1	1	0	1	1	0	0.844V	0	1	0	1	1	0	1.356V
1	1	0	1	1	1	0.828V	0	1	0	1	1	1	1.340V
1	1	1	0	0	0	0.812V	0	1	1	0	0	0	1.324V
1	1	1	0	0	1	0.796V	0	1	1	0	0	1	1.308V
1	1	1	0	1	0	0.780V	0	1	1	0	1	0	1.292V
1	1	1	0	1	1	0.764V	0	1	1	0	1	1	1.276V
1	1	1	1	0	0	0.748V	0	1	1	0	0	0	1.260V
1	1	1	1	0	1	0.732V	0	1	1	0	1	0	1.244V
1	1	1	1	1	0	0.716V	0	1	1	1	0	0	1.228V
1	1	1	1	1	1	0.700V	0	1	1	1	1	1	1.212V






**PROJECT : ZL2**  
**Quanta Computer Inc.**

Size	Document Number	Rev
	<b>CPU CORE (MAX1907)</b>	F
Date:	Tuesday, December 21, 2004	Sheet 34 of 41

<3.30> MAX6648\_OV#



D: CHANGE FROM 12K/F




C: DEPOP WHEN INT. VGA




PROJECT : ZL2  
 Quanta Computer Inc.

Size	Document Number	Rev
	<b>2.5VSUS / +1.25TERM</b>	F
Date:	Tuesday, December 21, 2004	Sheet 36 of 41






PROJECT : ZL2  
 Quanta Computer Inc.




FOR 120W 6.2A





FOR 4S3P CELL-SET HIGH  
FOR 3S3P CELL-SET LOW

1ST\_BATT\_CONN



2ND\_BATT\_CONN



SEL	FUNCTION
LOW	IN_B0
HIGH	IN_B1

**PROJECT : ZL2**  
**Quanta Computer Inc.**

Size: Document Number  
**BATTERY SELECT**

Date: Tuesday, December 21, 2004 Sheet 40 of 41



MODEL:	REV:	CHANGE LIST:	PAGE	FROM	TO		
ZL2 MotherBoard	B	PAGE2 1. CHANGE FREQ. SETTINGS FOR DOTHANB 2. UNSTUFF SSC COMPONENTS 3. UNSTUFF COMPONENTS FOR DIFFERENT SKUS	1				
		PAGE3 1. REMOVE R449, PULL HIGH AT POWER SIDE 2. UNSTUFF ITP COMPONENTS 3. STUFF R441 FOR THEMTRIP#	2				
		PAGE4 1. STUFF R432, R433 FOR AUTO-SELECT	3				
		PAGE5 1. STUFF R162 FOR DOTHAN-B	4				
		PAGE6 1. STUFF R147, R148, R151, R143, R152, R159 ALWAYS 2. NOT STUFF DVO COMPONENTS WHEN NO DOCKING	5				
		PAGE8 1. NOT STUFF FILTER COMPONENTS WHEN EXT. VGA 2. CHANGE D10, D11 TO CH551					
		PAGE9 1. STUFF R76, PCIE TESTIN PULL LOW 2. STUFF R369, GPIO0 PULL HIGH 3. CHANGE CLK OUTPUT TO XTALIN 4. NOT STUFF DVI COMPONENTS WHEN NO DOCKING					
		PAGE12 1. ADD 220UF IN VGAL1.2V					
		PAGE15 1. NOT STUFF R60, R63 WHEN NO DVO DEVICE 2. NOT STUFF DVO COMPONENTS WHEN NO DOCKING					
		PAGE16 1. CHANGE TV-OUT LC VALUES					
		PAGE18 1. ADD DAMPING ON LFRAME# FOR AUDIO NOISE 2. STUFF R469 AND UNSTUFF R467 FOR DOTHAN-B 3. NOT STUFF COMPONENTS FOR SATA WHEN NO SATA 4. NOT STUFF AC TERMINATION FOR PCCLK_1CH					
		PAGE19 1. NOT STUFF PCIE COMPONENTS WHEN NO PCIE DEVICES 2. CHANGE EMAIL LED GPIO 3. CHANGE MB_ID SETTING					
		PAGE21 1. REMOVE R50 2. CHANGE Q15 FROM BJT TO 2N7002	7				
		PAGE23 1. REMOVE RING FUNCTION 1. REMOVE 1394 CHOKE PADS	8				
		PAGE24 1. CHANGE 3IN1 CONNECTOR	9				
		PAGE25 1. CHANGE LED CONNECTION FOR 1G LAN 2. CORRECT U42 PIN.B11 PIN.C11 SHORT 3. CHANGE C741 AND C792'S SIZE FOR ME	10				
		PAGE26 1. UNINSTALL C210, C184, R87, R99 WHEN 10-100	11				
		PAGE27 1. INSERT 4700P IN BEEP SIGNALS 2. REMOVE SPK PR FROM CODEC 3. CHANGE C863 TO 10U 4. REVERSE MIC-SELECT 5. CHANGE R272 TO 0 OHM	12				
		PAGE28 1. CHANGE CONNECTION FOR SPKL-R TO EZ4 2. ADD SPRINGS FOR MODEM CABLE	13				
		PAGE29 1. CHANGE PR INSERT# TO PR_STS	14				
		PAGE30 1. CHANGE KB AND TP'S CONNECTOR 2. CHANGE LED CIRCUITS	15				
		PAGE31 1. REMOVE C8892. STUFF AC TERMINATIONS FOR 14M_SIO	16				
		PAGE33 1. MODIFY EZ4 INTERFACE	17				
		PAGE 35 1. INCREASE CAPACITOR PC171 NEAR PR422. CHANGE COMPONENT PR38 SERIAL NUMBER FROM 0603 TO 1206 3. TAKE OFF PR39 PR43 PQ21 AND CHANGE NET NAME TO MAX6648_OV#	18				
		PAGE 35 3. INCREASE CAPACITOR C913 4. ADD DISCHARGE FOR VGAL1.2V	19				
		PAGE 40 1. INCREASE RESISTOR PR161 NEAR PU7	20				
		PAGE 22 1. REMOVE CHOKE PADS	21				
		PAGE 39 1. TAKE OFF PQ50	22				
		PAGE 37 1. CHANGE PUS NET NAME TO +2.5V	23				
		PAGE 17 1. CHANGE HSYNC& VSYNC'S BEADS TO 0 OHM	24				
		C		DA0ZL2MB8C3	25		
		PAGE2 1. ADD PULLUPS ON CLKREQ PINS			26		
		PAGE3 1. ADD THERMAL SHUTDOWN CIRCUITS			27		
		PAGE13 1. CHANGE OPTIONS TO HYNIX MEMORY			28		
		PAGE16 1. DEPOP C558			29		
PAGE17 1. CHANGE LC VALUES FOR RGB			30				
PAGE16, 17, 26 ADD 0 OHM RESISTORS TO SUBSTITUTE SWITCHES WHEN NO DOCKING			31				
PAGE25 1. CHANGE R531 TO 0 OHM 1. CHANGE R519 TO 1.2K/F			32				
PAGE27 1. CHANGE C512, C511 TO .7UF 1. CHANGE R592 TO 100K			33				
PAGE28 1. DEPOP Q28			34				
PAGE29 1. CHANGE BATLED0,1# PINS TO IOPJ6,7			35				
PAGE24 1. CHANGE 3-IN-1 CONNECTOR							
PAGE 34 1. INCREASE CAPACITOR PC172 10U/25V IN VIN1907A 2. INCREASE SCHOTTKY DIODE PD24 SKS30-04A IN MAX1907LX .							
PAGE 35 1. INCREASE ZENER DIODE PD25 ZD5.6V SERIES WITH VIN1999 AND PR249 2. CHANGE NET NAME TO 1999_CHT#							
PAGE 36 1. CHANGE MOSFET SUD50N03-09P TO PQ65 PQ66 2. INCREASE CAPACITOR PC173 560U/4V IN +2.5VSUS 3. INCREASE CAPACITOR PC174 10U/10V IN +1.25VSUS 4. INSERT PR250 BETWEEN PU16 PIN2 AND PIN 5 .							
PAGE 37 1. CHANGE MOSFET SUD50N03-09P TO PQ34 PQ47 AND PQ35 2. TAKE OFF JUMP 3.CHANGE CAPACITOR PC155 PC146 TO 560U/4V							
PAGE 38 1. CHANGE MOSFET SUD50N03-09P TO PQ5 PQ6 PQ55 AND PQ56 2. TAKE OFF JUMP 3. CHANGE CHOKE PL16 TO 3R3UH 4.CHANGE CAPACITOR PC27 TO E@470U/2.5V							
PAGE 39 1. EXCHANGE NET NAME 3V_ALWAYS AND CELL-SET							
PAGE 23,25,29,31 1. DEPOP RC FILTERS ON PCI CLOCKS							
D		PAGE2 1. DEPOP R615 2. ADD 47P ON 14M_SIO					
		PAGE3 1. POP R449					
		PAGE6 1. DEPOP RP7					
		PAGE16 1. LID SW FOOTPRINT CHANGED					
		PAGE19 1. ADD MB_ID3					
		PAGE21 1. CHANGE C82'S RATING TO 25V					
		PAGE28 1. PHONE JACK CHANGED TO SPDIF					
		PAGE30 1. CHANGE R338 TO 100K					
		PAGE31 1. CHANGE R28 AND C41'S VALUE					
		PAGE33 1. ADD EMI CAPS					
		PAGE34 1. ADD CAP PC176					
		PAGE35 1. CHANGE CAP PC69 COMPONENT 2. CHANGE CAP PC72 CONNECT POINT 3. CHANGE RESISTOR PR147 COMPONENT					
E		PAGE2 Change R200, R202, C915 value to pass EA	PAGE18 Change GPIO pin define, add R645				
		PAGE3,30 DEPOP COMPONENTS FOR MAX6648_OV#	PAGE20 D25 change to CH551				
		PAGE6 1. DEPOP R186, R184	PAGE31 Change C41 to 6pF				
		PAGE8 Add C918 to solve TV issue	PAGE33 Modify EZ4 pin define, add R641, 642, 644 for EMI				
		PAGE12 Add C919,920, change L25,27,67					
		PAGE16 1. ADD LEVEL SHIFT FOR EDID					
		PAGE16 Change R8, R9, remove C9, C32 for pass Acer LCD					
		PAGE19 ADD 100K PULLLOW ON DPRSLPVR, change C428					
		PAGE21 1. CHANGE SWAP-ODD RESET					
		PAGE23 1. ADD PULL-LOW ON PCMSPK	PAGE 35 1. CHANGE PC68 COMPONENT.				
		PAGE24 1. ADD 30OHM CURRENT LIMIT ON VCC_XD	PAGE 36 1. CHANGE PR99 PD28 COMPONENT.				
		PAGE32 1. REVERSE RX AND TX	PAGE 37 1. CHANGE PD26 PD27 COMPONENT. 2. CHANGE PR74 PR77 PUS PC147 PC150 COMPONENT.				
			PAGE 38 1. CHANGE PR51 COMPONENT. 2. CHANGE PD29 PD30 COMPONENT.				
			PAGE 39 1. CHANGE PQ7 COMPONENT.				



**PROJECT : ZL2**  
**Quanta Computer Inc.**

PROJECT : ZL2	APPROVE BY: SELMON LIU	DRAWING BY:JOE LIN	REV	COVER SHEET 1 OF 1
MB ASSY'S P/N : 31ZL1MB0004	PROJECT LEADER: SELMON LIU	DOCUMENT NO:	DATE :2004/06/01	

Size	Document Number	Rev
	<b>CHANGE LIST</b>	F
Date:	Tuesday, December 21, 2004	Sheet 41 of 41