



# A6T

REVISION: 1.01

- 01. BLOCK DIAGRAM
- 02. RESET MAP
- 03. CLOCK MAP
- 04. S1\_HT\_C51
- 05. S1\_DDR2
- 06. S1\_CNTL/DEBUG/THERM
- 07. S1\_POWER
- 08. DDR2\_SODIMM
- 09. DDR2\_TER/FETGAGE
- 10. C51\_HT\_CPU
- 11. C51\_HT\_MCP
- 12. C51\_PCIE
- 13. C51\_VIDEO
- 14. C51\_VCC\_GND
- 15. FAN/THERM SENSOR
- 16. MCP51\_HT
- 17. MCP51\_PCI/LPC
- 18. MCP51\_IDE/SATA
- 19. MCP51\_USB/AC97/SMB
- 20. MCP51\_RGMI/XTAL
- 21. MCP51\_VCC
- 22. G73M\_PCIE
- 23. G73M\_FB I/F
- 24. G73M\_LVDS/GND
- 25. G73M\_VGA/TV
- 26. G73M\_TMDS/GPIO
- 27. G73M\_XTAL/ROM STRAP
- 28. G73M\_STRAPS
- 29. G73M\_MEM\_PART1
- 30. G73M\_MEM\_PART2
- 31. HDD/CDROM
- 32. MINI PCI
- 33. CARD BUS
- 34. PCMCIA
- 35. 1394/SD\_CARD
- 36. SIO/SIR
- 37. FWH
- 38. KBC
- 39. USB/BLUE TOOTH
- 40. CRT/TV CON
- 41. LVDS/INVERTER
- 42. ALC880
- 43. AMP
- 44. MIC/LINE-IN JACK
- 45. RJ45/11/MDC
- 46. LAN
- 47. BLANK
- 48. FUNCTION KEY
- 49. LED
- 50. POWER SEQUENCE(1)
- 51. POWER SEQUENCE(2)
- 52. SCREW HOLE
- 53. Battery
- 54. CHARGE
- 55. BATLOW/SD#
- 56. LOAD SWITCH
- 57. BLANK
- 58. BLANK
- 59. BLANK
- 60. POWER SEQUENCE BLOK
- 61. POWER BUDGET BLOCK
- 62. BLANK




# RESET MAP




A6TcSKU1

<b>ASUS</b>		<b>Title : RESET MAP</b>	
ASUSTECH CO.,LTD.		Engineer: <i>Jefing_Li</i>	
Size A3	Project Name <b>A6T</b>	Rev 1.0	
Date: Wednesday, March 08, 2006	Sheet 2 of 72		


CLOCK MAP





- [10] HT\_CPU\_TX\_CLK\_H1
- [10] HT\_CPU\_TX\_CLK\_L1
- [10] HT\_CPU\_TX\_CLK\_H0
- [10] HT\_CPU\_TX\_CLK\_L0
- [10] HT\_CPU\_TX\_CTL\_H0
- [10] HT\_CPU\_TX\_CTL\_L0


- HT\_CPU\_TX\_CLK\_H1
- HT\_CPU\_TX\_CLK\_L1
- HT\_CPU\_TX\_CLK\_H0
- HT\_CPU\_TX\_CLK\_L0
- HT\_CPU\_TX\_CTL\_H1
- HT\_CPU\_TX\_CTL\_L1
- HT\_CPU\_TX\_CTL\_H0
- HT\_CPU\_TX\_CTL\_L0



- L0\_CLKIN\_H1
- L0\_CLKIN\_L1
- L0\_CLKIN\_H0
- L0\_CLKIN\_L0
- L0\_CTLIN\_H1
- L0\_CTLIN\_L1
- L0\_CTLIN\_H0
- L0\_CTLIN\_L0
- L0\_CADIN\_H15
- L0\_CADIN\_L15
- L0\_CADIN\_H14
- L0\_CADIN\_H13
- L0\_CADIN\_H12
- L0\_CADIN\_H11
- L0\_CADIN\_H10
- L0\_CADIN\_H9
- L0\_CADIN\_H8
- L0\_CADIN\_H7
- L0\_CADIN\_L7
- L0\_CADIN\_L6
- L0\_CADIN\_L5
- L0\_CADIN\_L4
- L0\_CADIN\_L3
- L0\_CADIN\_L2
- L0\_CADIN\_L1
- L0\_CADIN\_H0
- L0\_CADIN\_L0

- L0\_CLKOUT\_H1
- L0\_CLKOUT\_L1
- L0\_CLKOUT\_H0
- L0\_CLKOUT\_L0
- L0\_CTLOUT\_H1
- L0\_CTLOUT\_L1
- L0\_CTLOUT\_H0
- L0\_CTLOUT\_L0
- L0\_CADOUT\_H15
- L0\_CADOUT\_L15
- L0\_CADOUT\_H14
- L0\_CADOUT\_H13
- L0\_CADOUT\_H12
- L0\_CADOUT\_H11
- L0\_CADOUT\_H10
- L0\_CADOUT\_H9
- L0\_CADOUT\_H8
- L0\_CADOUT\_H7
- L0\_CADOUT\_L7
- L0\_CADOUT\_L6
- L0\_CADOUT\_L5
- L0\_CADOUT\_L4
- L0\_CADOUT\_L3
- L0\_CADOUT\_L2
- L0\_CADOUT\_L1
- L0\_CADOUT\_H0
- L0\_CADOUT\_L0


- Y4 HT\_CPU\_RX\_CLK\_H1
- Y3 HT\_CPU\_RX\_CLK\_L1
- Y1 HT\_CPU\_RX\_CLK\_H0
- W1 HT\_CPU\_RX\_CLK\_L0
- T5 HT\_CPU\_RX\_CTL\_H1
- R5 HT\_CPU\_RX\_CTL\_L1
- R2 HT\_CPU\_RX\_CTL\_H0
- R3 HT\_CPU\_RX\_CTL\_L0
- T4 HT\_CPU\_RX\_CAD\_H15
- T3 HT\_CPU\_RX\_CAD\_L15
- V5 HT\_CPU\_RX\_CAD\_H14
- U5 HT\_CPU\_RX\_CAD\_H13
- V4 HT\_CPU\_RX\_CAD\_H13
- V3 HT\_CPU\_RX\_CAD\_H12
- V5 HT\_CPU\_RX\_CAD\_L12
- AB5 HT\_CPU\_RX\_CAD\_H11
- AA5 HT\_CPU\_RX\_CAD\_L11
- AB4 HT\_CPU\_RX\_CAD\_H10
- AB3 HT\_CPU\_RX\_CAD\_L10
- AD6 HT\_CPU\_RX\_CAD\_H9
- AC5 HT\_CPU\_RX\_CAD\_L9
- AD4 HT\_CPU\_RX\_CAD\_H8
- AD3 HT\_CPU\_RX\_CAD\_L8
- T1 HT\_CPU\_RX\_CAD\_H7
- R1 HT\_CPU\_RX\_CAD\_L7
- U2 HT\_CPU\_RX\_CAD\_H6
- U3 HT\_CPU\_RX\_CAD\_L6
- V1 HT\_CPU\_RX\_CAD\_H5
- U1 HT\_CPU\_RX\_CAD\_L5
- W2 HT\_CPU\_RX\_CAD\_H4
- W3 HT\_CPU\_RX\_CAD\_L4
- AA2 HT\_CPU\_RX\_CAD\_H3
- AA3 HT\_CPU\_RX\_CAD\_L3
- AB1 HT\_CPU\_RX\_CAD\_H2
- AA1 HT\_CPU\_RX\_CAD\_L2
- AC2 HT\_CPU\_RX\_CAD\_H1
- AC3 HT\_CPU\_RX\_CAD\_L1
- AD1 HT\_CPU\_RX\_CAD\_H0
- AC1 HT\_CPU\_RX\_CAD\_L0



- [10] HT\_CPU\_TX\_CAD\_L[0..15]
- [10] HT\_CPU\_TX\_CAD\_H[0..15]

LAYOUT: PLACE NEAR CPU  
STUFF WHEN CONFIGURED AS  
16-BIT LINK

- HT\_CPU\_TX\_CAD\_H15
- HT\_CPU\_TX\_CAD\_L15
- HT\_CPU\_TX\_CAD\_H14
- HT\_CPU\_TX\_CAD\_L14
- HT\_CPU\_TX\_CAD\_H13
- HT\_CPU\_TX\_CAD\_L13
- HT\_CPU\_TX\_CAD\_H12
- HT\_CPU\_TX\_CAD\_L12
- HT\_CPU\_TX\_CAD\_H11
- HT\_CPU\_TX\_CAD\_L11
- HT\_CPU\_TX\_CAD\_H10
- HT\_CPU\_TX\_CAD\_L10
- HT\_CPU\_TX\_CAD\_H9
- HT\_CPU\_TX\_CAD\_L9
- HT\_CPU\_TX\_CAD\_H8
- HT\_CPU\_TX\_CAD\_L8
- HT\_CPU\_TX\_CAD\_H7
- HT\_CPU\_TX\_CAD\_L7
- HT\_CPU\_TX\_CAD\_H6
- HT\_CPU\_TX\_CAD\_L6
- HT\_CPU\_TX\_CAD\_H5
- HT\_CPU\_TX\_CAD\_L5
- HT\_CPU\_TX\_CAD\_H4
- HT\_CPU\_TX\_CAD\_L4
- HT\_CPU\_TX\_CAD\_H3
- HT\_CPU\_TX\_CAD\_L3
- HT\_CPU\_TX\_CAD\_H2
- HT\_CPU\_TX\_CAD\_L2
- HT\_CPU\_TX\_CAD\_H1
- HT\_CPU\_TX\_CAD\_L1
- HT\_CPU\_TX\_CAD\_H0
- HT\_CPU\_TX\_CAD\_L0




- L0\_CADIN\_H15
- L0\_CADIN\_L15
- L0\_CADIN\_H14
- L0\_CADIN\_H13
- L0\_CADIN\_H12
- L0\_CADIN\_H11
- L0\_CADIN\_H10
- L0\_CADIN\_H9
- L0\_CADIN\_H8
- L0\_CADIN\_H7
- L0\_CADIN\_L7
- L0\_CADIN\_L6
- L0\_CADIN\_L5
- L0\_CADIN\_L4
- L0\_CADIN\_L3
- L0\_CADIN\_L2
- L0\_CADIN\_L1
- L0\_CADIN\_H0
- L0\_CADIN\_L0
- L0\_CADOUT\_H15
- L0\_CADOUT\_L15
- L0\_CADOUT\_H14
- L0\_CADOUT\_H13
- L0\_CADOUT\_H12
- L0\_CADOUT\_H11
- L0\_CADOUT\_H10
- L0\_CADOUT\_H9
- L0\_CADOUT\_H8
- L0\_CADOUT\_H7
- L0\_CADOUT\_L7
- L0\_CADOUT\_L6
- L0\_CADOUT\_L5
- L0\_CADOUT\_L4
- L0\_CADOUT\_L3
- L0\_CADOUT\_L2
- L0\_CADOUT\_L1
- L0\_CADOUT\_H0
- L0\_CADOUT\_L0

SOCKET638

Do not cross plane.

U1E




- RSVD\_MA0\_CLK\_H3
- RSVD\_MA0\_CLK\_L3
- RSVD\_MA0\_CLK\_H0
- RSVD\_MA0\_CLK\_L0
- RSVD\_MB0\_CLK\_H3
- RSVD\_MB0\_CLK\_L3
- RSVD\_MB0\_CLK\_H0
- RSVD\_MB0\_CLK\_L0




- RSVD\_MA\_RESET\_L
- RSVD\_MB\_RESET\_L
- RSVD\_VIDSTRB1
- RSVD\_VIDSTRB0
- RSVD\_VDDNB\_FB\_H
- RSVD\_VDDNB\_FB\_L
- RSVD\_CORE\_TYPE
- FREE5
- FREE6
- FREE4
- FREE1
- FREE2
- FREE3

- H16
- B18
- B3
- C1
- H6
- G6
- D5
- R24
- W18
- R23
- AA8
- H18
- H19

SOCKET638



the cap close to cpu less than 1200mil  
max neckdown to & from caps is 500mil












MEMORY INTERFACE


MEMORY INTERFACE

SOCKET638

SOCKET638















# DDR2 TERMINATION




LAYOUT : COULD BE SWAP






A6TcSKU1

		<b>Title :</b> C51_HT_CPU
ASUSTECH CO.,LTD.		<b>Engineer:</b> Jefing_Li
Size B	Project Name <b>A6T</b>	Rev 1.0
Date: Wednesday, March 08, 2006		Sheet 10 of 72




A6TcSKU1

		<b>Title : C51_HT_MCP</b>	
ASUSTECH CO.,LTD.		Engineer: <b>Jefing_Li</b>	
Size <b>B</b>	Project Name <b>A6T</b>	Date: <b>Wednesday, March 08, 2006</b>	Rev <b>1.0</b>
Date: <b>Wednesday, March 08, 2006</b>		Sheet <b>11</b> of <b>72</b>	




A6TcSKU1

		Title : C51_PCIE	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size	Project Name		Rev
B	A6T		1.0
Date: Wednesday, March 08, 2006		Sheet 12 of 72	



Share C1435 and C1436



LVDS 1.8V  
TMDS 3.3V

# Fan Speed Control


When fan speed is very slow, after RC integrator the level of FANSP1 will be very low that may make south bridge do the wrong detection.

KBC will issue a analog ( a voltage level ) signal.

Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.



## CPU FAN

SW: FAN\_DA1 must be low during S3



CPU FAN will be forced on:

- 1) Thermal Sensor
- 2) PROCHOT asserted(CPU)
- 3) WATCHDOG asserted(KBC)




## CPU THERM SENSOR

Standby Mode: 3uA(Max. 10uA)  
Full Active: 0.5 mA(Max. 1mA)


Fixed Slave Address: 98H

Close to Pin W7 & W8 of CPU






## VGA THERM SENSOR

Fixed Slave Address: 98H




A6TcSKU1



<b>ASUS</b>		<b>Title : FAN/THERM SENSOR</b>	
ASUSTECH CO.,LTD.		Engineer: <b>Jefing_Li</b>	
Size A3	Project Name <b>A6T</b>	Rev 1.0	
Date: Wednesday, March 08, 2006		Sheet	15 of 72



A6TcSKU1		<b>ASUS</b> Title : MCP51_HT	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size	Project Name	Rev	
B	A6T	1.0	
Date: Wednesday, March 08, 2006		Sheet	16 of 72









length match within  
 100mil, 5mil wide and  
 10mil away from  
 others


width >10mil




RTC Battery  
P/N=07G016102032









A6T6SKU1

<b>ASUS</b>		Title :MCP51_USB/AC97/SMB	
ASUSTECH CO.,LTD.		Engineer: Jefing Li	
Size	Project Name	Rev	
Custom	A6T	1.0	
Date: Wednesday, March 08, 2006	Sheet 19 of 72		








for NV SLI power





- 1.5V  
FOR SATA & MXM CONNECTOR
- 1.5V\_SP\_A @440MA
  - 1.5V\_SP\_D @164MA
  - 1.5V\_PLL\_SP\_DVDD @20MA
  - 1.5V\_PLL\_SP\_AVDD @160MA
  - 1.5V\_PLL\_CPU\_HT @71MA
  - 1.5V\_PLL\_SP\_SS @10MA
  - 1.5V\_PLL\_LEG @4MA
  - 1.5V\_PLL\_USB\_CORE @16MA





<< Place near balls

<< Place on bottom north of GPU

<< Place on bottom east of GPU

<< Place on bottom south of GPU

<< Place on bottom west of GPU

<< Place near balls


<< Place near balls

<< Place near balls


<< Place near balls

<< Place near balls

<< Place near balls









- AA12 GND101
- AA21 GND100
- AA22 GND99
- AA31 GND98
- AA32 GND97
- AB27 GND96
- AB28 GND95
- AC10 GND94
- AC23 GND93
- AC29 GND92
- AC4 GND91
- AD16 GND90
- AD17 GND89
- AD2 GND88
- AD31 GND87
- AE17 GND86
- AE27 GND85
- AE6 GND84
- AE11 GND83
- AE26 GND82
- AF4 GND81
- AG10 GND80
- AG11 GND79
- AG14 GND78
- AG15 GND77
- AG16 GND76
- AG2 GND75
- AG22 GND74
- AG31 GND73
- AG37 GND72
- AG8 GND71
- AH4 GND70
- AH10 GND69
- AH6 GND68
- AH7 GND67
- AH12 GND66
- AH20 GND65
- AH23 GND64
- AH3 GND63
- AH29 GND62
- AI4 GND61
- AI7 GND60
- AK2 GND59
- AK28 GND58
- AK57 GND57
- AL11 GND56
- AL14 GND55
- AL16 GND54
- AL22 GND53
- AL23 GND52
- AL3 GND51
- AL6 GND50
- AM16 GND49
- AM17 GND48
- AM18 GND47
- AM23 GND46
- AM26 GND45
- AM29 GND44
- B12 GND43
- B15 GND42
- B18 GND41
- B21 GND40
- B24 GND39
- B27 GND38
- B3 GND37
- B30 GND36
- B6 GND35
- B9 GND34
- C2 GND33
- C31 GND32
- D10 GND31
- D13 GND30
- D16 GND29
- D17 GND28
- D20 GND27
- D25 GND26
- D29 GND25
- D28 GND24
- D29 GND23
- D22 GND22
- D4 GND21
- D7 GND20
- F11 GND19
- F14 GND18
- F19 GND17
- F22 GND16
- F26 GND15
- F31 GND14
- F8 GND13
- G26 GND12
- G29 GND11
- G4 GND10
- G7 GND9
- H27 GND8
- H8 GND7
- J16 GND6
- J2 GND5
- J4 GND4
- J11 GND3
- J31 GND2



- K10 GND152
- K23 GND151
- K29 GND150
- K4 KND149
- L27 GND148
- L6 GND147
- M12 GND146
- M2 GND145
- M21 GND144
- M31 GND143
- N22 GND142
- N15 GND141
- N18 GND140
- N29 GND139
- N4 KND138
- P15 GND137
- P18 GND136
- P22 GND135
- R6 GND134
- R14 GND133
- R15 GND132
- R18 GND131
- R2 GND130
- R20 GND129
- R21 GND128
- R31 GND127
- T16 GND126
- T17 GND125
- T4 GND124
- T9 GND123
- U16 GND122
- U17 GND121
- U24 GND120
- U29 GND119
- U8 GND118
- V13 GND117
- V14 GND116
- V15 GND115
- V18 GND114
- V19 GND113
- V2 GND112
- V20 GND111
- V31 GND110
- W15 GND109
- W18 GND108
- W27 GND107
- W9 GND106
- X15 GND105
- X18 GND104
- Y29 GND103
- Y4 GND102











The I2C interface on the G7x devices is 5V tolerant; pull-ups may be connected to 5V directly.













A6TcSKU1


<b>ASUS</b>		Title :G73M_XTAL/ROM STRAP	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size	Project Name	Rev	
A3	A6T	1.0	
Date: Wednesday, March 08, 2006		Sheet 27 of 72	








<b>ASUS</b>		Title: G73M_MEM_PART2
ASUSTECH CO.,LTD.		Engineer: Jefing_Li
Size: Custom	Project Name: A6T	Rev: 1.0
Date: Wednesday, March 08, 2006	Sheet: 30	of 72




# SATA HDD

12G15110022F





A6TcSKU1

		Title : HDD/CDROM	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size	Project Name	Rev	
A3	A6T	1.0	
Date: Wednesday, March 08, 2006	Sheet	31	of 72












- CINT#/IREQ# Do Not Stuff T3401
- CSERR#/WAIT# Do Not Stuff T3402
- CREQ#/INPACK# Do Not Stuff T3403
- CAUDIO/SPKR\_IN#/BVD2 Do Not Stuff T3404
- CSTOP#/A20 Do Not Stuff T3405
- CDEVSEL#/A21 Do Not Stuff T3406
- CTRDY#/A22 Do Not Stuff T3407
- CIRDY#/A15 Do Not Stuff T3408
- CSTSCHG#/STSCHG#/BVD1 Do Not Stuff T3409
- CBLOCK#/A19 Do Not Stuff T3410
- CPERR#/A14 Do Not Stuff T3411
- CCLKRUN#/IOIS16# Do Not Stuff T3412

- [33] AD19/A25 56
- [33] AD17/A24 55
- [33] CFAME#/A23 54
- [33] CTRDY#/A22 53
- [33] CDEVSEL#/A21 49
- [33] CSTOP#/A20 48
- [33] CBLOCK#/A19 47
- [33] RFU/A18 46
- [33] AD16/A17 19
- [33] AD15/A16 14
- [33] CPERR#/A14 13
- [33] CPAR/A13 21
- [33] CBE2#/A12 10
- [33] AD12/A11 8
- [33] AD9/A10 11
- [33] AD14/A9 12
- [33] CBE1#/A8 22
- [33] AD18/A7 23
- [33] AD20/A6 24
- [33] AD21/A5 25
- [33] AD22/A4 26
- [33] AD23/A3 27
- [33] AD24/A2 28
- [33] AD25/A1 29
- [33] AD26/A0 40
- [33] AD8/D15 41
- [33] RFU/D14 39
- [33] AD6/D13 38
- [33] AD4/D12 37
- [33] AD2/D11 66
- [33] AD31/D10 65
- [33] AD30/D9 64
- [33] AD28/D8 63
- [33] AD7/D7 5
- [33] AD5/D6 4
- [33] AD3/D5 3
- [33] AD1/D4 2
- [33] AD0/D3 32
- [33] RFU/D2 31
- [33] AD29/D1 30
- [33] AD27/D0 44
- [33] AD13/IORD# 45
- [33] AD15/IOWR# 9
- [33] AD11/OE# 15
- [33] CGNT#/WE# 7
- [33] AD10/CE2# 61
- [33] CBE0#/CE1# 58
- [33] CBE3#/REG# 59
- [33] CSERR#/WAIT# 59
- [33] CCLKRUN#/IOIS16# 62
- [33] CINT#/IREQ# 63
- [33] CAUDIO/SPKR\_IN#/BVD2 62
- [33] CSTSCHG#/STSCHG#/BVD1 57
- [33] CVS2 43
- [33] CVS1 43
- [33] CCD2# 37
- [33] CCD1# 36
- [33] CREQ#/INPACK# 60



P/N: 12G161400684




PCMCIA






1. CLOSE TO R5C841
2. The area is as compact as possible, length < 10 mm
3. TPA Pair and TPB pair mismatch < 2.5mm
4. No via recommend , maximum is one.
5. Total length < 50 mm
6. Differential impedance is 110+/- 6 ohm
7. TPA Pair trace or TPB pair trace mismatch < 1.25mm




Place as close to card reader socket as possible




Layout: SHIELD GND



# FWH




PLCC32 Socket Part Number : 12-043000323  
 SST FWH/LPC Part Number :  
 05G00101712L(燒)




A6TcSKU1

		<b>Title : FWH</b>
ASUSTECH CO.,LTD.		Engineer: <i>Jefing_Li</i>
Size A4	Project Name <b>A6T</b>	Rev 1.0
Date: Wednesday, March 08, 2006		Sheet 37 of 72




P54, P55, P43, P50 are wake-up event inputs when KBC in standby mode


KID0 : 1 0 0  
 KID1 : 1 1 0  
 Mode : US UK JP





**BLUE TOOTH MOLUDE**




**USB WIRLESS LAN**








# LCD Power





# LCD LVDS Interface




# for NV SLi power

# INVERTER Interface






**+5V\_AUDIO**



A6TcSKU1

		<b>Title : ALC880</b>
ASUSTECH CO.,LTD.		Engineer: <b>Jefing_Li</b>
Size	Project Name	Rev
Custom	<b>A6T</b>	1.0
Date: Wednesday, March 08, 2006		Sheet 42 of 72



EAR_SW	OPTIC_HP	
L	H	SPDIF
L	L	LINE OUT
H	H	NO CONNECT



A6TGSKU1

**ASUS** Title: AMP



ASUSTECH CO.,LTD. Engineer: Jefing Li





Size	Project Name	Rev
A3	A6T	1.0

Date: Wednesday, March 08, 2006 Sheet 43 of 72







**INTMIC\_A:GND\_AUDIO**  
: W/P/X = 12/5/15mils











**MDC**












# FUNCTION KEY



A6TcSKU1



		Title : FUNCTION KEY	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size	Project Name		Rev
B	A6T		1.0
Date: Wednesday, March 08, 2006		Sheet 47 of 72	



A6TcSKU1





<b>ASUS</b>		<b>Title : LED</b>	
ASUSTECH CO.,LTD.		Engineer: <i>Jefing_Li</i>	
Size	Project Name		Rev
B	<b>A6T</b>		1.0
Date: Wednesday, March 08, 2006		Sheet	48 of 72




















A6TcSKU1

<b>ASUS</b>		<b>Title :POWER SEQUENCE(1)</b>	
ASUSTECH CO.,LTD.		Engineer: <i>Jefing_Li</i>	
Size	Project Name		
B	<b>A6T</b>		
Date: Wednesday, March 08, 2006	Sheet	49	of 72
		Rev	1.0





A6TcSKU1

<b>ASUS</b>		<b>Title : SCREW HOLE</b>	
ASUSTECH CO.,LTD.		Engineer: <i>Jefing_Li</i>	
Size	Project Name		Rev
B	<b>A6T</b>		1.0
Date: Wednesday, March 08, 2006		Sheet	51 of 72


RUN S0-S1 This voltage rail is present when the system is "running"

SUS S0-S1-S3 This voltage rail is present when the system is running or in suspend-to-RAM


ALWAYS S0-S1-S3-S4-S5 This voltage rail is always present as long as there is main power, whether in the form of a system battery, an AC adapter, or other type of main power supply

RTC S0-S5, G3 This voltage rail is always present for the Real Time Clock and CMOS RAM circuitry even in the mechanical off state as long as the coin cell is present and not discharged.

AC MODE




BAT MODE







A6TcSKU1


		Title :POWER SEQUENCE BLCOK	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size	Project Name	Rev	
Custom	A6T	1.0	
Date: Wednesday, March 06, 2008		Sheet	52 of 72



A6TcSKU1


		Title : BLANK	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size	Project Name		Rev
B	A6T		1.0
Date: Wednesday, March 08, 2006		Sheet 53 of 72	





A6TcSKU1


		Title : BLANK	
ASUSTECH CO.,LTD.		Engineer: Jefing_Li	
Size B	Project Name A6T	Rev 1.0	
Date: Wednesday, March 08, 2006		Sheet	55 of 72






VF-CO-CC

A6TcSKU1

		<b>Title : BLANK</b>	
ASUSTECH CO.,LTD.		Engineer: <i>Jefing_Li</i>	
Size	Project Name		Rev
B	<b>A6T</b>		1.0
Date: <i>Wednesday, March 08, 2006</i>		Sheet	57 of 72


VF-CO-CC

A6TcSKU1

		<b>Title : BLANK</b>	
ASUSTECH CO.,LTD.		Engineer: <i>Jefing_Li</i>	
Size	Project Name		Rev
B	<b>A6T</b>		1.0
Date: <i>Wednesday, March 08, 2006</i>		Sheet	58 of 72


VF-CO-CC


A6TcSKU1

		<b>Title : BLANK</b>	
ASUSTECH CO.,LTD.		Engineer: <i>Jefing_Li</i>	
Size	Project Name		Rev
B	A6T		1.0
Date: Wednesday, March 08, 2006		Sheet	59 of 72

VF-CO-CC

A6TcSKU1

		<b>Title : BLANK</b>	
ASUSTECH CO.,LTD.		Engineer: <i>Jefing_Li</i>	
Size	Project Name		Rev
B	<b>A6T</b>		1.0
Date: <i>Wednesday, March 08, 2006</i>		Sheet	60 of 72




[16,17,70] CPU\_VLD  
 [6] CPU\_VLD0  
 [6] CPU\_VLD1  
 [6] CPU\_VLD2  
 [6] CPU\_VLD3  
 [6] CPU\_VLD4  
 [6] CPU\_VLD5  
 +5VS

R6139 close to L6101

[6] CPU\_VDD\_FB  
 [6] CPU\_VDD\_FB#

[16] CPUVDD\_EN  
 [67] CPU\_VRON\_PWR

T6112 Do Not Stuff  
 T6113 Do Not Stuff  
 T6114 Do Not Stuff  
 T6115 Do Not Stuff  
 T6116 Do Not Stuff  
 T6117 Do Not Stuff  
 T6118 Do Not Stuff  
 T6119 Do Not Stuff  
 T6120 Do Not Stuff  
 T6121 Do Not Stuff  
 T6122 Do Not Stuff  
 T6123 Do Not Stuff  
 T6124 Do Not Stuff  
 T6125 Do Not Stuff  
 T6126 Do Not Stuff  
 T6127 Do Not Stuff  
 T6128 Do Not Stuff  
 T6129 Do Not Stuff  
 T6130 Do Not Stuff  
 T6131 Do Not Stuff  
 T6132 Do Not Stuff  
 +V CORE






VREF = 2V REF = 300kHz,  
 DCR=1.9mohm


- T6106 1 Do Not Stuff CPU\_VID0
- T6107 1 Do Not Stuff CPU\_VID1
- T6108 1 Do Not Stuff CPU\_VID2
- T6109 1 Do Not Stuff CPU\_VID3
- T6110 1 Do Not Stuff CPU\_VID4
- T6111 1 Do Not Stuff CPU\_VID5
- Do Not Stuff CPUVDD\_EN
- Do Not Stuff CPU\_VLD
- T6122 1 Do Not Stuff CPU\_VDD\_FB
- T6133 1 Do Not Stuff CPU\_VDD\_FB#
- T6134 1 Do Not Stuff CPU\_PSI#
- T6135 1 Do Not Stuff CPU\_PSI#







A6TcSKU1

<b>ASUS</b>		<b>Title : POWER_VCORE</b>	
ASUSTECH		Engineer: <b>Limei_chen</b>	
Size	Project Name	Rev	
Custom	<b>A6T</b>	1.0	
Date: Wednesday, March 08, 2006		Sheet	61 of 72





- T6218 ○ 1 +5VAO
- Do Not Stuff
- T6221 ○ 1 +5VA
- Do Not Stuff
- T6201 ○ 1 +3VSUS
- Do Not Stuff











Change to Green parts when BOM.  
06G008219011

12/20



TON = REF  
(450kHz)  
REF = 2V

Rdson=4.2mohm


VGA_CORE	1.1V	1.025V	1.0V
GPIO5	0	1	0
GPIO6	0	0	1

A6TcSKU1


		Title : POWER_VGACORE	
ASUSTECH		Engineer: Limei_chen	
Size	Project Name	Rev	
Custom	A6T	1.0	
Date: Wednesday, March 08, 2006		Sheet	66 of 72






+3VA	[19,41,47,49,50,64,71]	AC_BAT_SYS	[41,51,61,66,68,71]
+3VSUS	[6,17,19,21,39,43,45,46,49,50,62,64,68,70]	BAT	[66,69,71]
+3V0	[82,64]	+VCORE	[7,61]
+3V	[32,35,38,39,41,45,50,64]	VGA_VCORE	[22,66]
+3VAO	[64]		
+3VS	[6,8,9,12,19,21,31,33,36,38,40,43,46,50,53,54,61]		
+5VAO	[82,63,65,70]		
+5VA	[49,62]		
+5VSUS	[48,62]		
+5V0	[82,64,66,71]		
+5V	[34,38,39,41,47,50,51]		
+5VS	[13,15,19,21,31,32,36,38,40,42,43,47,51,54,55,61]		
+5VCHG0	[68,71]		
+5VLCM0	[48,51,68,71]		
+1.8V0	[64,65]		
+1.8V	[6,9,50,65]		
+1.8VS	[23,24,29,30]		
+0.9V0	[65]		
+0.9V	[6,7,9,50,64,65]		
+0.9VS	[29,30]		
+2.5V0	[64]		
+2.5V0	[6,10,13,14,50,53,64]		
+2.5VREF	[64,68,70,71]		
+12VSUS	[17,62]		
+12V	[15,43,50]		
+12VS	[40,41,43,50]		
+1.2V	[11,14,16,21,51,53,63]		
+1.2V_HT	[4,6,7,10,14,64]		
+1.5VSUS	[20,21,50,64]		
+1.5VS	[16,18,19,21,50,64]		







- ⊗ AC\_IN Threshold 2.048V/max A/D\_DOCK\_IN >17.46V active
- ⊗ Adapter lin(max) =  $[0.075V/R_{sense}(ADin)] * [V_{CLS}/REF]$   
 $R_{sense}(ADin) = 0.01 \text{ ohm}$   $V_{CLS} = 2.534V$   
 $\Rightarrow \text{lin(max)} = 4.5A$   
 $\Rightarrow \text{Constant Power} = 19 * 4.737A = 90W$
- ⊗ Charge Current  $I_{chg} = [0.075V/R_{sense}(CHG)] * [ICTL/3.6V]$   
 $R_{sense}(CHG) = 0.025 \text{ ohm}$   
 $VICTL = 3.0V \Rightarrow I_{chg} = 2.5A$   
 $VICTL = 1.68V \Rightarrow I_{chg} = 1.4A$   
 $VICTL = 0.18V \Rightarrow I_{chg} = 150mA$
- ⊗  $V_{batt} = \text{Cell} * (V_{ref} + [(V_{CTL} - 1.8V) / 9.52])$   
 $V_{CTL} = 1.615V$   
 $\Rightarrow V_{batt} = 4.2V$
- ⊗ Mode pin :  $V_{mode} > 2.8V$  (try to LDO pin) ----> 4 Cells  
 $2.0 > V_{mode} > 1.6V$  (floating) ----> 3 Cells  
 $0.8 > V_{mode}$  (try to GND) ----> Learning mode
- ⊗  $VICTL < 0.8V$  or  $DCIN < 7V$  --> Charger Disable





$AD\_IINP(5\%) , R(0.7\%) , 2.5VREF(0.2\%) = 5.9\%$   
 $90W / 19V * 0.941 = 4.46A$  (實際值 : 4.696A)  
 $4.46A * 10m\Omega = 44.6mV$   
 $46.96 * 3\mu A * 10K = 1.409V$






A6TcSKU1

<b>ASUS</b>		<b>Title : POWER_PROTECT</b>	
ASUSTECH		Engineer: Limei_chen	
Size	Project Name		Rev
Custom	<b>A6T</b>		1.0
Date: Wednesday, March 08, 2006	Sheet	70 of 72	



Ref: 1.24V  
 ON: EN>2V (A/D\_DOCK\_IN:17V)  
 OFF: EN<0.6V (A/D\_DOCK\_IN:5.1V)





12/20 P62 Add CE6205 100UF/6.3V(the high trancient ripple )  
P62 change L6202 from 1.8uh to 3.7uh (because of the low enficiency and the thermal issue)  
P63 change R6312 from 1K to 6.81K  
P63 change R6315 from 9.09K to 20K  
P66 Add C6614 1UF/25V(due to bad Highside Gate)  
P66 change R6602 from 0ohm to 2.7ohm(due to bad Highside Gate)  
P67 exchange 0.9VS &1.8VS  
P67 change Q6702 to SI4800(due to the Voltage is low)  
P67 change Q6702 from PMN45EN(Rdson=40mohm-max)to SI4800(Rdson=18.5mohm-max)  
P68 change C6807 from 1UF/25V to 4.7UF/25V  
P68 change A/D\_DOCK\_in to CHG\_SRC  
P71 change C7105 from 1UF/25V to 4.7UF/25V  
12/28 P66 Add D6604& net GPU\_PWR\_EN  
P67 Add Q6713,R6717,C6716,C6715,R6718,D6701  
P67 add net GPU\_PWR\_\_EN,+1.8VS\_C51  
P62 change L6201 from 1.8uh to 2.8uh (because of the low enficiency and the thermal issue)  
P63 change R6314 from 6.81K to 7.5K(because of the low voltage in device side )  
12/29 P67 change 1.8VO to 1.8V(EE)  
12/30 P68 Add R6826(due to D7103's leakage current is high when the tempreture is high,thermal team 49 degree)  
01/03 P61 change R6135 from 100Kohm to 120kohm(due to OCP)  
P65 change R6506 from 330ohm to 402ohm(due to OCP)  
P68 change R6818 from 49.9Kohm to 4.7Kohm  
P68 Add R6826 15Kohm  
01/04 P68 connect R6807.2,R6808.2,R6809.2 to MAX8725\_REF(due to REF+-0.5%,but LDO +-2.8%)  
P68 change R6807,R6812,R6807,R6808,R6809,R6813,R6814,R6815(due to MAX8725\_REF)

V-F-CO-CC

A6TcSKU1

		Title : History	
ASUSTEK COMPUTER INC		Engineer: Rui-xing	
Size	Project Name	Rev	
C	History	1.00	
Date: Wednesday, March 08, 2006		Sheet 73 of 73	