


Shiba Block Diagram(FF+)

Project Code: 91.4F701.001
 Project Name: Shiba
 PCB Number: 05234



SYSTEM DC/DC MAX8734A	
INPUTS	OUTPUTS
DCBATOUT	3D3V_S5 5V_S5

SYSTEM DC/DC MAX8743	
INPUTS	OUTPUTS
DCBATOUT	1D2V_HT_S0 1D2V_CORE_S0

MAXIM CHARGER MAX8725	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 3.0A 5V 100mA

CPU DC/DC MAX8760	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 1.35V 35A


PCB LAYER	
L1:	SIGNAL 1
L2:	GND
L3:	SIGNAL 2
L4:	SIGNAL 3
L5:	VCC
L6:	SIGNAL 4

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **Block Diagram(FF+)**

Size: A3	Document Number: SHIBA	Rev: SA
Date: Friday, November 11, 2005	Sheet: 1	of: 44

Shiba Block Diagram(DF)



SYSTEM DC/DC MAX8734A	
INPUTS	OUTPUTS
DCBATOUT	3D3V_S5 5V_S5
SYSTEM DC/DC MAX8743	
INPUTS	OUTPUTS
DCBATOUT	1D2V_HT_S0 1D2V_CORE_S0

MAXIM CHARGER MAX8725	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 3.0A 5V 100mA


CPU DC/DC MAX8760	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 1.35V 35A

PCB LAYER	
L1: SIGNAL 1	
L2: GND	
L3: SIGNAL 2	
L4: SIGNAL 3	
L5: VCC	
L6: SIGNAL 4	

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title: Block Diagram(FF+)		
Size: A3	Document Number: SHIBA	Rev: SA
Date: Monday, October 31, 2005	Sheet: 2	of 44





<Variant Name>

Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU(2/4) DDR II		
Size A3	Document Number SHIBA	Rev SC
Date: Friday, February 24, 2006 Sheet 4 of 44		



Change to BSS138
DY

Change to BSS138
DY
VREF_DDR_CLAW

LAYOUT: Locate close to CPU.

Change to single resistor

2nd source: Fairchild 74ALVC08
73.07408.DHB

AMD suggest to use 74HC09, it
contains open drain output

HDT Connectors

Add HDT connector for
AMD suggested
DY

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>Title CPU(3/4) CONTROL</p>		
Size A3	Document Number SHIBA	Rev SA
Date: Friday, February 24, 2006	Sheet 5 of	44

CPUCADOUT[15..0] 3
CPUCADOUTJ[15..0] 3

U54F

6 OF 6

3 NB0CADOUT[15..0]
3 NB0CADOUTJ[15..0]




CPUCADOUT0	Y23	HT_CPU_RXD0_P	HT_CPU_TXD0_P	C23	NB0CADOUT0
CPUCADOUT1	W24	HT_CPU_RXD1_P	HT_CPU_TXD1_P	D23	NB0CADOUT1
CPUCADOUT2	V24	HT_CPU_RXD2_P	HT_CPU_TXD2_P	F22	NB0CADOUT2
CPUCADOUT3	U22	HT_CPU_RXD3_P	HT_CPU_TXD3_P	F23	NB0CADOUT3
CPUCADOUT4	R24	HT_CPU_RXD4_P	HT_CPU_TXD4_P	H22	NB0CADOUT4
CPUCADOUT5	P24	HT_CPU_RXD5_P	HT_CPU_TXD5_P	J21	NB0CADOUT5
CPUCADOUT6	P22	HT_CPU_RXD6_P	HT_CPU_TXD6_P	K21	NB0CADOUT6
CPUCADOUT7	Y21	HT_CPU_RXD7_P	HT_CPU_TXD7_P	K23	NB0CADOUT7
CPUCADOUT8	Y21	HT_CPU_RXD8_P	HT_CPU_TXD8_P	F19	NB0CADOUT8
CPUCADOUT9	V21	HT_CPU_RXD9_P	HT_CPU_TXD9_P	F21	NB0CADOUT9
CPUCADOUT10	W21	HT_CPU_RXD10_P	HT_CPU_TXD10_P	G20	NB0CADOUT10
CPUCADOUT11	T21	HT_CPU_RXD11_P	HT_CPU_TXD11_P	J19	NB0CADOUT11
CPUCADOUT12	R18	HT_CPU_RXD12_P	HT_CPU_TXD12_P	L17	NB0CADOUT12
CPUCADOUT13	P16	HT_CPU_RXD13_P	HT_CPU_TXD13_P	L20	NB0CADOUT13
CPUCADOUT14	N20	HT_CPU_RXD14_P	HT_CPU_TXD14_P	L18	NB0CADOUT14
CPUCADOUT15	M17	HT_CPU_RXD15_P	HT_CPU_TXD15_P	L18	NB0CADOUT15
CPUCADOUTJ0	Y22C	HT_CPU_RXD0_N	HT_CPU_TXD0_N	C24	NB0CADOUTJ0
CPUCADOUTJ1	W23C	HT_CPU_RXD1_N	HT_CPU_TXD1_N	D24	NB0CADOUTJ1
CPUCADOUTJ2	V23C	HT_CPU_RXD2_N	HT_CPU_TXD2_N	E23	NB0CADOUTJ2
CPUCADOUTJ3	U21C	HT_CPU_RXD3_N	HT_CPU_TXD3_N	E24	NB0CADOUTJ3
CPUCADOUTJ4	R23C	HT_CPU_RXD4_N	HT_CPU_TXD4_N	H23	NB0CADOUTJ4
CPUCADOUTJ5	P23C	HT_CPU_RXD5_N	HT_CPU_TXD5_N	J22	NB0CADOUTJ5
CPUCADOUTJ6	P21C	HT_CPU_RXD6_N	HT_CPU_TXD6_N	K22	NB0CADOUTJ6
CPUCADOUTJ7	N21C	HT_CPU_RXD7_N	HT_CPU_TXD7_N	D22	NB0CADOUTJ7
CPUCADOUTJ8	Y20C	HT_CPU_RXD8_N	HT_CPU_TXD8_N	E20	NB0CADOUTJ8
CPUCADOUTJ9	W20C	HT_CPU_RXD9_N	HT_CPU_TXD9_N	E21	NB0CADOUTJ9
CPUCADOUTJ10	W22C	HT_CPU_RXD10_N	HT_CPU_TXD10_N	G19	NB0CADOUTJ10
CPUCADOUTJ11	U20C	HT_CPU_RXD11_N	HT_CPU_TXD11_N	J18	NB0CADOUTJ11
CPUCADOUTJ12	R19C	HT_CPU_RXD12_N	HT_CPU_TXD12_N	J18	NB0CADOUTJ12
CPUCADOUTJ13	P17C	HT_CPU_RXD13_N	HT_CPU_TXD13_N	K19	NB0CADOUTJ13
CPUCADOUTJ14	N19C	HT_CPU_RXD14_N	HT_CPU_TXD14_N	K19	NB0CADOUTJ14
CPUCADOUTJ15	N18C	HT_CPU_RXD15_N	HT_CPU_TXD15_N	L19	NB0CADOUTJ15

3 CPUHTTCLKOUT0 CPUHTTCLKOUT0 T23 HT_CPU_RX_CLK0_P
3 CPUHTTCLKOUTJ0 CPUHTTCLKOUTJ0 T22C HT_CPU_RX_CLK0_N
3 CPUHTTCLKOUT1 CPUHTTCLKOUT1 R21C HT_CPU_RX_CLK1_P
3 CPUHTTCLKOUTJ1 CPUHTTCLKOUTJ1 R20C HT_CPU_RX_CLK1_N

HT_CPU_TX_CLK0_P HT_CPU_TX_CLK0_P G23 NB0HTTCLKOUT0 NB0HTTCLKOUT0 3
HT_CPU_TX_CLK0_N HT_CPU_TX_CLK0_N G24 NB0HTTCLKOUTJ0 NB0HTTCLKOUTJ0 3
HT_CPU_TX_CLK1_P HT_CPU_TX_CLK1_P G22 NB0HTTCLKOUT1 NB0HTTCLKOUT1 3
HT_CPU_TX_CLK1_N HT_CPU_TX_CLK1_N G21 NB0HTTCLKOUTJ1 NB0HTTCLKOUTJ1 3



3 CPUHTTCTLOUT0 CPUHTTCTLOUT0 M23 HT_CPU_RXCTL_P
3 CPUHTTCTLOUTJ0 CPUHTTCTLOUTJ0 M22C HT_CPU_RXCTL_N

HT_CPU_TXCTL_P HT_CPU_TXCTL_P L23 NB0HTTCTLOUT 3
HT_CPU_TXCTL_N HT_CPU_TXCTL_N L24 NB0HTTCTLOUTJ 3



<Variant Name>

緯創資通 Wistron Corporation	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
C51M(1/5) HT CPU	
Size	Document Number
A3	SHIBA
Date: Friday, February 24, 2006	Sheet 9 of 44
	Rev SC




<Variant Name>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **C51M(2/5)HT MCP**

Size: A3	Document Number: SHIBA	Rev: SC
Date: Friday, February 24, 2006	Sheet: 10	of 44



CHECK LEAKAGE CURRENT




<Variant Name>


緯創資通 **Wistron Corporation**
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **C51M(3/5)PCIE**

Size: A3	Document Number: SHIBA	Rev: SA
Date: Monday, February 27, 2006	Sheet: 11	of 44



PLACE NEAR CONNECTOR




<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
C51M(4/5)CRT/LVDS		
Size	Document Number	Rev
A3	SHIBA	SA
Date: Wednesday, March 15, 2006	Sheet 12 of 44	1


CRT I/F & CONNECTOR

Layout Note:
Place these resistors
close to the CRT-out
connector




Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

Hsync & Vsync level shift





TV OUT CONN

Layout Note:
Place this 2 resistors
close to the TV-out
connector




JVGA HS L 1 2 JVGA HS
0R0402-PAD
JVGA VS L 1 2 JVGA VS
0R0402-PAD
Thr org part is 68.2703N.10B









緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CRT/TV CONNECTOR			
Size A3	Document Number SHIBA	Rev SA	
Date: Thursday, February 23, 2006		Sheet 14	of 44

LED / INVERTER INTERFACE




- 12 TXB_OUT2+
- 12 TXB_OUT2-
- 12 TXB_OUT1+
- 12 TXB_OUT1-
- 12 TXB_OUT0+
- 12 TXB_OUT0-
- 12 TXB_CLK+
- 12 TXB_CLK-
- 12 TXA_OUT2+
- 12 TXA_OUT2-
- 12 TXA_OUT1+
- 12 TXA_OUT1-
- 12 TXA_OUT0+
- 12 TXA_OUT0-
- 12 TXA_CLK+
- 12 TXA_CLK-










緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
LCD/Inverter Connector		
Title	Document Number	Rev
Size Custom	SHIBA	SA
Date: Friday, February 24, 2006	Sheet 15 of 44	


Docking Connector



Hsync & Vsync level shift



S0 = 4V
S3 = 2.5V
S5 = 0V



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Board to board conn/ Docking			
Title	Document Number	Rev	SA
Size	A3	SHIBA	
Date:	Monday, February 27, 2006	Sheet	16 of 44

D

D

C


C

B

B

A


A




<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		MCP51(1/6)HT	
Size	Document Number	Rev	
A3	SHIBA	SA	
Date:	Monday, February 20, 2006	Sheet	17 of 44






SATA HD Connector




CD-ROM CONNECTOR



USB PORT



		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	HD/CDROM		
Size	Document Number	Rev	SA
A3	SHIBA		
Date:	Saturday, March 04, 2006	Sheet	24 of 44




- PCI_AD31 125
- PCI_AD30 126
- AD30
- PCI_AD29 127
- AD29
- AD28
- PCI_AD28 1
- AD28
- PCI_AD27 2
- AD27
- PCI_AD26 3
- AD26
- PCI_AD25 4
- AD25
- PCI_AD24 5
- AD24
- PCI_AD23 6
- AD23
- PCI_AD22 11
- AD22
- PCI_AD21 12
- AD21
- PCI_AD20 14
- AD20
- PCI_AD19 15
- AD19
- PCI_AD18 17
- AD18
- PCI_AD17 18
- AD17
- PCI_AD16 19
- AD16
- PCI_AD15 36
- AD15
- PCI_AD14 37
- AD14
- PCI_AD13 38
- AD13
- PCI_AD12 39
- AD12
- PCI_AD11 40
- AD11
- PCI_AD10 42
- AD10
- PCI_AD9 43
- AD9
- PCI_AD8 44
- AD8
- PCI_AD7 46
- AD7
- PCI_AD6 47
- AD6
- PCI_AD5 48
- AD5
- PCI_AD4 49
- AD4
- PCI_AD3 50
- AD3
- PCI_AD2 51
- AD2
- PCI_AD1 52
- AD1
- PCI_A0 53
- AD0
- PAR 33
- C/BE3# 7
- C/BE2# 21
- C/BE1# 35
- C/BE0# 45
- IDSEL 8
- REQ# 124
- GNT# 123
- FRAME# 23
- TRDY# 24
- TRDY# 25
- DEVSEL# 26
- STOP# 29
- PERR# 30
- SERR# 31
- GBRST# 71
- PCIRST# 119
- PCICLK 121
- PME# 70
- CLKRUN# 170

1394 : INTA#
4in1 : INTB#


Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
R5C832/PCI	
Size	Document Number
A3	SHIBA
Date:	Rev
Monday, February 20, 2006	SA
Sheet	of
25	44

Mini Card Connector

Mini Card Connector 1



Mini Card Connector 2







		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
MINI CARD CONN.			
Size	Document Number	Rev	
A3	SHIBA	SA	
Date:	Thursday, February 23, 2006	Sheet	27 of 44

Hardware Configuration: See config_0:4


1. PHY address:00001
2. ENA_XC:Enable Auto-Crossover
3. RGMII_TX:Transmit clock not internally delayed
4. RGMII_RX:Receive clock transition when data transitions
5. Advertise all capabilities

E1116 use external 2.5V single power supply.
1.8V create by PNP and 1.2V use internal reg.

Put L10 for E3016 application since pin 28 NOB for E1116




Bypass cap can share. User check it by layout consideration.



3016: 4K7 5%
1116: NC

3016: 2K 1%
1116: 4K99 1%




<Variant Name>



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchi, Taipei Hsien 221, Taiwan, R.O.C.

Title: **LAN MARVELL 88E1116**

Size A3	Document Number: SHIBA	Rev SA
Date: Friday, February 24, 2006	Sheet 28 of 44	




reversed, need to be modify





1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

GREEN: LINK 10/100 Mbps
YELLOW: TX/RX ACTIVITY
ORANGE: LINK 1000Mbps





PIN09 : GREEN
 PIN11 : ORANGE
 PIN13 : YELLOW


NEWCARD Connector



For Newcard socket



緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
New Card			
Size A3	Document Number SHIBA	Rev SA	
Date: Monday, February 20, 2006		Sheet 29	of 44



Planar
ID(2,1,0)
SA: 0,0,0
SB: 0,0,1
SC: 0,1,0
SD: 0,1,1

KB3910

緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **KBC_ENE K3910SF**

Size: A3	Document Number: SHIBA	Rev: SA
----------	-------------------------------	----------------

Date: Friday, February 24, 2006 Sheet: 30 of 44


A1 for the internal pull-up resistors on XIOCS[if:0] pins==>High=enable,Low=Disable
A4 for DMRP==>High=Disable,Low=Enable
A5 for EMWB==>High=Enable,Low=Disable
GPIO05 for clock test mode==>High=test Mode,Low=32KHz clock in normal running(Recommended)
GPIO06 for DPLL test mode==>High=Test Mode [Low=Normal operation(Recommended)]

30 A[0..19]








Change to MX29LV800CTTC
72.29800.0B9

TOP VIEW





(BOTTOM VIEW)

GOLDEN FINGER FOR DEBUG BOARD




WIRELESS SWITCH




Put near board edge

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
FLASH and Debug			
Size A3	Document Number	SHIBA	Rev SA
Date: Wednesday, March 15, 2006	Sheet	31	of 44


Blue thumb



CAMERA





Internal KeyBoard Connector




Keyboard matrix (from vendor)

	US	Eur	Jap
MATRIXID1#	0	1	0
MATRIXID2#	0	0	1

TouchPad Connector






TOUCH-PAD SWITCH





緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **KeyBoard-CONN**



Size A3	Document Number	Rev SA
Date: Sunday, February 26, 2006	Sheet 32 of 44	




change to 470P



Speaker




Should change to 3D3VA_AUD_S0





緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
AUDIO AMP APA3031			
Size A3	Document Number SHIBA	Rev SA	
Date: Friday, February 24, 2006	Sheet 34	of	44

Suspend Power




Run Power





(Power Team)

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
CPU CORE MAX8760(2/2)			
File	Document Number		Rev
Size	SHIBA		SA
Date: Wednesday, February 22, 2006	Sheet	37 of	44







SKIP# > 2.4V : PWM mode
 SKIP# = GND(.0.8V) : SKIP MODE
 SKIP# = REF (1.7V~2.3V)/FloatING
 Ultrasonic MODE(25KHz min)



 VTON = Vcc
 3.3V = 300KHz
 5V = 200KHz

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
MAC8734 3D3V/5V			
Title			
Size	Document Number	Rev	SA
Date:	Monday, February 20, 2006	Sheet 38	of 44


TI TPS51116 for 1D8V and 0D9V




State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off



0D9V/2A , OCP >3A



1D8V/5A , OCP >12A





DY

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **TPS51116 1D8V/0D9V**

Size A3 Document Number **SHIBA** Rev **SA**


Date: Monday, February 20, 2006 Sheet 40 of 44



G50




Change to S5 power plane




$$V_o(\text{cal.}) = 1.512V$$

$$V_o = 0.8 * (1 + (R1/R2))$$



2nd source : 74.00916.D3F




1D5V_S0
Iomax=1.3A
OCP=2.6A

Trace Length=3cm
Trace Width=5mils
Trace Resistance>80mohm


KEMET
100uF, 4V, B2 Size, NTD:5.615
Iripple=1.1A, ESR=70mohm

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
1D5V/2D5V/3D3V/5V_AUX			
Size	Document Number	Rev	
A3	SHIBA	SA	
Date:	Monday, February 20, 2006	Sheet	41 of 44

Adaptor in to generate DCBATOUT







BATTERY CONNECTOR



緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title AD/BATT CONN		
Size A3	Document Number SHIBA	Rev SA
Date: Thursday, February 23, 2006	Sheet 43	of 44

	FF	DF
CAMERA	○	×
LAN	10/100	10/100
1394/5 IN 1	○	×
EXTRA USB	○	×
MIC	○	×
CR LED	○	×



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: MISC			
Size: A3	Document Number:		Rev: SA
Date: Saturday, March 04, 2006	Sheet 44 of 44		