

AT3 BLOCK DIAGRAM

01

PCB STACK UP

- LAYER 1 : TOP
- LAYER 2 : SGND1
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : VCC
- LAYER 6 : IN3
- LAYER 7 : SGND2
- LAYER 8 : BOT

04-- 0402 footprint
 06-- 0603 footprint
 08-- 0805 footprint
 12-- 1206 footprint
 F-- 1% tolerance

Cable Docking

- TV_OUT
- VGA
- RJ-45
- CIR/Pwr btn
- SPDIF Out
- Stereo MIC
- Headphone Jack
- USB Port
- VOL Cntr

PAG 38

SYSTEM CHARGER(MAX8724)
PAG 41

SYSTEM POWER MAX8778
PAG 42

DDR II SMD VTERM 1.8V/1.8VSUS(TPS51116REGR)
PAG 46

VCCP +1.5V AND GMCH 1.05V(MAX8717)
PAG 43

VGACORE(1.025V)MAX1992
PAG 45

CPU CORE MAX8771
PAG 44

CPU Merom
478P (uPGA)/35W
PAG 3, 4

CPU THERMAL SENSOR
PAG 5

CLOCK GEN
ICS9LPRS355AGLFT
64pinsTSSOP
PAG 2

14.318MHz

NORTH BRIDGE
Crestline
PAG 7, 8, 9, 10, 11, 12

DDRII-SODIMM1
PAG 13, 14

DDRII-SODIMM2
PAG 13, 14

NVIDIA G3-64 for 15.4"
NVIDIA G3-128 for 17"
820p FCBGA
PAG 15, 16, 17, 18, 19, 20

HDMI CON
PAG 26

Option for 17" only

CRT/S-VIDEO
PAG 25

Panel Connector
15" / 17"
PAG 26

SOUTH BRIDGE
ICH-8M
PAG 21, 22, 23, 24

SATA - HDD
PAG 35

Option for 17" only

SATA - HDD
PAG 32

PATA- CD-ROM
PAG 32

USB2.0

- Bluetooth PAG 35
- USB2.0 I/O Ports X3 PAG 32
- Camera X1 PAG 32
- Mini PCI-E Card x1 Express Card x1 Cable Docking x1

PCI BUS / 33MHz

PCI-E

Alalia

- Mini PCI-E Card**
PCI Express Mini Card (Wireless LAN/WAN)
PAG 39
- LAN**
Realtek PCIE-LAN TLE8101E/8111B
10/100/GigaLAN
PAG 33, 34
- Express Card (NEW CARD)**
PAG 35
- RICOH RICOH 832**
PAG 27, 28
- Realtek ALC 268**
PAG 29
- Two-element microphone**
PAG 29
- Audio Jacks (Phone/ MIC)**
PAG 29
- SIM CARD**
PAG 32
- RJ45**
PAG 33
- IEEE1394 CONN**
PAG 28
- Memory CardReader**
PAG 27

Keyboard Touch Pad
PAG 36

CIR
PAG 36

Capacitive Sense SW
PAG 36

ENE KBC KB3920 Bx KB3926 Bx
PAG 37, 48

FAN
PAG 38

Flash
PAG 37

SPI
PAG 37

AUDIO Amplifier
PAG 30

Jack to Speaker
PAG 30




MDC DAA SI3080
PAG 31

MODEM RJ 11
PAG 33









PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD25	INTE#, INTF#	RICOH832
REQ1# / GNT1#	AD22	INTC#, INTD#	MINI PCI for debug



PROJECT : AT3
Quanta Computer Inc.



internal have already build-in 33ohm damping resistor



FSC	FSB	FSA	CPU	SRC	PCI
1	0	1	100	100	33
0	0	1	133	100	33
0	1	1	166	100	33
0	1	0	200	100	33
0	0	0	266	100	33
1	0	0	333	100	33
1	1	0	400	100	33
1	1	1	RSVD	100	33









GCLK_SEL = FCTSEL1

FCTSEL1 (PIN13)	PIN20	PIN21	PIN24	PIN25
0=UMA	DOT96T	DOT96C	SRCT1/LCDT_100	SRCT1/LCDT_100
1 = External VGA	SRCT0	SRCC0	27Mout-NSS	27Mout-SS



PROJECT : AT3
Quanta Computer Inc.


Size Custom Document Number CLOCK GENERATOR Rev 1A
Date: Tuesday, January 09, 2007 Sheet 2 of 48



FSB	BCLK	BSEL2	BSEL1	BSEL0
533	133	0	0	1
667	166	0	1	1
800	200	0	1	0

ITP disable guidelines



Signal	Resistor Value	Connect To	Resistor Placement
TDI	150 ohm +/- 5%	VTT	Within 2.0" of the ITP
TMS	39 ohm +/- 1%	VTT	Within 2.0" of the ITP
TRST#	500-680ohm +/- 5%	GND	Within 2.0" of the ITP
TCK	27 ohm +/- 1%	GND	Within 2.0" of the ITP
TDO	150 ohm +/- 5%	VTT	Within 2.0" of the ITP



PROJECT : AT3
Quanta Computer Inc.

Note: Populate R5, R8, C372 & R430 when ITP connector is populated.







PROJECT : AT3
Quanta Computer Inc.

Size B	Document Number THERMAL LM86	Rev 1A
Date: Tuesday, January 09, 2007		
Sheet 5 of 48		

NB5/RD1/HW2





W22 update
 --- MA14 needs
 to be routed if
 customers are
 planning on
 using 2Gb
 technology and
 width=8 (by 8)
 DIMMs

Layout Note:
 Location of all MCH_CFG strap
 resistors needs to be close to
 minimize stub.





In Crestline BDS
 Rev.1.0, Render
 Standby Voltage is
 not finalized
 yet(TBD), 1.05V for
 Graphic Voltage
 range(VCC_AGX) is
 between 0.9975V(min.)
 and 1.1025V(max.).
 Vgfx max at 1.1025V @
 8A (estimated)


only resever AT375 not
 support IAGT, but design
 line suggest to connection
 these pin , do not NC

CLKREQ# (MCH drives CLK_REQ#
 to control the PCI-E diff clk
 input itself)

SI-1 modified
 add 150ohm in
 the UMA BOM

PROJECT : AT3
 Quanta Computer Inc.





LVDS Disable/Enable guideline
















External VGA with SVpart, Internal VGA with IV8 part

Signal	If SDVO Disable LVDS Disable	If LVDS enable
VCCD_LVDS	GND	1.8V
VCCA_LVDS	GND	1.8V
VCCD_TX_LVDS	GND	1.8V

CRT/TV Disable/Enable guideline

External VGA with SVpart, Internal VGA with IV8 part

Ball	Enable	Disable	Ball	Enable	Disable
VCCA_CRT_DAC	3.3V	GND	VCCA_TV_DAC	3.3V	GND
VCCD_CRT	1.5V	GND	VCCD_TV_DAC	1.5V	1.5V
VCCD_QDAC	1.5V	GND	VCCA_DAC_BG	3.3V	GND
VCCA_TV_DAC	3.3V	GND	VSS_DAC_BG	GND	GND
VCCA_TV_DAC	3.3V	GND	VCCSYNC	3.3V	GND



SI-2 modified for W441 request
SI-2 add for UMA
fix TV-out noise

22nF & 0.1uF for VCC_TV_DAC_C_R should be placed with in 250 mils from Crestline.

IV&V Dis/Enable setting

SI-1 modify (NET name wrong)

Ivcc_VTT FSB supply current 0.85A

Reserved L81 pad for inductor. Place caps close to VCC_AXD.

Ivcc_DMI supply current 100mA




Ivcc_PEG supply current 1.2A

Ivcc_RX_DMI supply current 250mA

40 mil wide +3V_VCC_HV L

Place caps close to VCC_AXF

SI-1 modified change



PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number Crestline (VSS)	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 11 of 48


Strap table

All strap are sampled with respect to the leading edge of the GMCH Power OK(PWROK) Signal
 CFG[17:3] Have internal Pull-up
 CFG[18:19] Have internal Pull-down
 Any CFG signal strapping option not list below should be left NC Pin

Pin Name	Strap description	Configuration
CFG[2:0]	FSB Frequency Select	010 = FSB 800MHz 011 = FSB 667MHz
CFG[4:3]	Reserved	
CFG5	DMI X2 Select	0 = DMI X2 1 = DMI X4(Default)
CFG6	Reserved	
CFG7	CPU Strap	0 = Reserved 1 = Mobile CPU(Default)
CFG8	Low power PCI Express	0 = Normal mode 1 = Low Power mode
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal operation(Default)
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALLZ	00 = Reserved 01 = XOR Mode Enable 10 = All-Z Mode Enabled 11 = Normal operation(Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT disable 1 = Dynamic ODT Enable(Default)
CFG[18:17]	Reserved	
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card present(Default) 1 = SDVO Card Present
CFG19	DMI Lane Reversal	0 = Normal operation(Default) 1 = Reverse Lanes
CFG20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operation(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port


DMI X2 Select

MCH_CFG_5	Low = DMIX2 High = IDMIX4(Default)
-----------	---------------------------------------




DMI Lane Reversal

MCH_CFG_19	Low = Normal operation(Default) High = Reverse Lane
------------	--




XOR /ALLZ /Clock Un-gating

MCH_CFG_12	MCH_CFG_13	Configuration
0	0	Clock gating disable
0	1	XOR Mode Enable
1	0	ALL-z Mode Enable
1	1	Normal operation(Default)



PCI Express Graphics


MCH_CFG_9	Low = Reverse Lane High = Normal operation(Default)
-----------	--



SDVO Present
 Strap define at External DVI control page


FSB Dynamic ODT

MCH_CFG_16	Low = ODT Disable High = ODT Enable(Default)
------------	---











SDVO/PCIE Concurrent operation

MCH_CFG_20	Low = Only SDVO or PCIE X1 is operational(Default) High = SDVO and PCIE X1 are operating simultaneously via the PEG port
------------	---






PROJECT : AT3
 Quanta Computer Inc.





PCI_DEVICE	DESCRIPTION
1000	G72M/G73M
0110	G72M-Z
0111	G72M-V/G73M-V
others	Reserved



RAM_CFG[3:0]	DESCRIPTION	Vendor
0000	DDR2 16Mx16x4, 64bit, 128MB	Elpida
0001	DDR2 16Mx16x4, 64bit, 128MB	Samsung
0010	DDR2 16Mx16x4, 64bit, 128MB	Infineon
0011	DDR2 16Mx16x4, 64bit, 128MB	Hynix
0100	Reserved	
0101	DDR2 32Mx16x4, 64bit, 256MB	Samsung
0110	DDR2 32Mx16x4, 64bit, 256MB	Infineon
0111	DDR2 32Mx16x4, 64bit, 256MB	Hynix
1000	DDR2 16Mx16x2, 32bit, 64MB	Elpida
1001	DDR2 16Mx16x2, 32bit, 64MB	Samsung
1010	DDR2 16Mx16x2, 32bit, 64MB	Infineon
1011	DDR2 16Mx16x2, 32bit, 64MB	Hynix
others	Reserved	



RAM_CFG[3:0]	DESCRIPTION	Vendor
0000	DDR2 16Mx16x8, 128bit, 256MB	Elpida
0001	DDR2 16Mx16x8, 128bit, 256MB	Samsung
0010	DDR2 16Mx16x8, 128bit, 256MB	Infineon
0011	DDR2 16Mx16x8, 128bit, 256MB	Hynix
0100	Reserved	
0101	DDR2 32Mx16x8, 128bit, 512MB	Samsung
0110	DDR2 32Mx16x8, 128bit, 512MB	Infineon
0111	DDR2 32Mx16x8, 128bit, 512MB	Hynix
1000	DDR2 16Mx16x4, 64bit, 128MB	Elpida
1001	DDR2 16Mx16x4, 64bit, 128MB	Samsung
1010	DDR2 16Mx16x4, 64bit, 128MB	Infineon
1011	DDR2 16Mx16x4, 64bit, 128MB	Hynix
1100	Reserved	
1101	DDR2 32Mx16x4, 64bit, 256MB	Samsung
1110	DDR2 32Mx16x4, 64bit, 256MB	Infineon
1111	DDR2 32Mx16x4, 64bit, 256MB	Hynix

YELLOW BLOCK is for G8X chip only



GREEN BLOCK can remove if use G8X


VGACORECTL	G73M
HI	1.0V
LO	1.1V

GFX_VID0 H : Low Voltage L : Normal Voltage










FOR BATTERY MODE throttling FUNCTION





PROJECT : AT3
Quanta Computer Inc.










Size Custom	Document Number NVG73M (MEM I/F)	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 17 of 48



256Mb : AKD5JGAT*05
 512Mb : AKD59G-T*01



PROJECT : AT3
 Quanta Computer Inc.

Size Custom Document Number NVG73M VRAN-1(GDDR2 BGA84) Rev 1A
 Date: Tuesday, January 09, 2007 Sheet 18 of 48




PROJECT : AT3
Quanta Computer Inc.



Size Custom	Document Number NVG73M VREM-2(GDDR2 BGA84)	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 19 of 48



For 3.3V swing, we can remove R97, R104 and R98 and replace R7 with 0 Ohm resistor.



RTC





SB Strap

ICH8-M Internal VR Enable strap
(Internal VR for Vccsus1_05, VccSus1_5 and VccCL1_5)

INTVRMEN	Low = Internal VR disable High = Internal VR enable(Default)
----------	---


ICH8-M LAN100_SLP Strap
(Internal VR for VccLAN1_05 and VccCL1_05)

LAN100_SLP	Low = Internal VR disable High = Internal VR enable(Default)
------------	---




XOR Chain Entrance Strap

ICH_RSVO	HDA_SDOOUT	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal operation(Default)
1	1	Set PCIE port config bit 1





intel check list
define to stuff
33ohm




PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number ICH7-M HOST(1/4)	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 21 of 48




A16 SWAP Override strap

PCI_GNT#3	Low = A16 swap override enabled High = Default
-----------	---




ICH8 Boot BIOS select

PCI_GNT#0	SPI_CS#1	Boot BIOS Location
0	1	SPI(Default)
1	0	PCI
1	1	LPC











PCI ROUTING TABLE	IDSEL	INTERUPT	DEVICE
REQ0# / GNT0#	AD25	INTE#,INTF#	RICOH832
REQ1# / GNT1#	AD22	INTC#,INTD#	MINI PCI for debug



PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number ICH7-M M PCI E(2/4)	Rev 1A
Date: Tuesday, January 09, 2007 Sheet 22 of 48		



Board ID	15 " PAV UMA 965GM	15" PRE UMA 965GM	15"PAV Discrete 965PM+G86MV+128M	17" PAV Discrete 965PM+G86MV+128M	17" PAV Discrete 965PM+G84MV+256M	17" PAV UMA 965GM
ID0	(0:0:0)	(0:0:1)	(0:1:0)	(0:1:1)	(1:0:0)	(1:0:1)
ID1	R693 Stuff	R692 Stuff	R693 Stuff	R692 Stuff	R693 Stuff	R692 Stuff
ID2	R448 Stuff	R448 Stuff	R688 Stuff	R688 Stuff	R448 Stuff	R448 Stuff
	R689 Stuff	R689 Stuff	R689 Stuff	R689 Stuff	R690 Stuff	R690 Stuff

No Reboot strap




HDA_SPKR	Low = Default
	High = No Reboot



these pin if unused require 8.2k to 10k pull-up to +3v

SI-2 change from 100ohm to 499 ohm check list -- series 500ohm to IMVP6+

LAN_RST pin : 1.if used pci LAN please tie to PLTRST# 2.if used PHY LAN please tie to RSMRST#




SI-1 modify (for board ID select)

PROJECT : AT3
Quanta Computer Inc.

Size Custom	Document Number ICH7-M GPIO(3/4)	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 23 of 48

1.5V_A 1.5A
1.5V_B 675mA
VCC1.05 1.13A




PROJECT : AT3
Quanta Computer Inc.


Size Custom	Document Number ICH7-M POWER(4/4)	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 24 of 48

SI-1 modified
for fix CRT
rise time
issue

CRT SWITCH
SI-1 modified
for fix CRT
rise time
issue





inputs	function
/E	SET
L	L
L	H
H	X
	Y - port 0
	Y - port 1
	Disconnect







PROJECT : AT3
Quanta Computer Inc.

Size	Document Number	Rev
Custom	CRT/TV_OUT	1A
Date: Tuesday, January 09, 2007		Sheet 25 of 48


5 IN1 CARD READER XD, MMC/SD, MS/MSP





bom create 2'nd source



SCREW HOLE





EMI PAD




moden cable sprig

	PROJECT : AT3 Quanta Computer Inc.	
	Size Custom	Document Number CARD READER/HOLE
	Date: Tuesday, January 09, 2007	Rev 1A




* NOT Use EEPROM :
R199 : installed (57pin pull hi)
R207,U15,C198 : NOT installed

* Use EEPROM :
R207,U15,C198 : installed
R199 : NOT installed (57 pin pull low)








AS CLOSE AS POSSIBLE TO 1394 CONNECTOR.


* TPA/TPA#, TPB/TPB# pair trace : As close as possible.
* TPA/TPA#, TPB/TPB# pair trace : Same length electrically. And layout with shields.
* Termination resistor for TPA+/- TPB+/- : As close as possible to its cable driver (device pin out).




	PROJECT : AT3		Rev 1A
	Quanta Computer Inc.		
Size Custom	Document Number RICOH832 Controller	Date: Tuesday, January 09, 2007	Sheet 28 of 48



INT. SPEAKER




AUDIO AMPLIFIER




0312 Gain Table

GAIN0	GAIN1	SE/BTL	AV(INV)
0	0	0	6dB
0	1	0	10dB
1	0	0	15.6dB
1	1	0	21.6dB
x	x	1	4.1dB

PCSPK BEEP



LINE OUT Amplifier




PROJECT : AT3
 Quanta Computer Inc.

Size Custom	Document Number JACK/AMP_TAP0312	Rev 1A
Date: Tuesday, January 09, 2007		Sheet 30 of 48

NBS/RD1/HW2


No Ground Plane In DAA Section

Homologation Area




DESIGN SUBJECT TO CHANGE


SILICON LABORATORIES CONFIDENTIAL

 NBS/RD1/HWZ	PROJECT : AT3 Quanta Computer Inc.	
	Size Custom Document Number MODEM(DAA)	Date: Tuesday, January 09, 2007


CD-ROM




USBX2






USB 0





USB 1



SATA_1 CONNECTOR





$$V_{out} = 1.25(1 + R1/R2)$$



T : Stuffed for RTL8111B(10/100/1000)


E : Stuffed for 8101E(10/100)



Power domain chart

	RTL8111B / RTL8101E
LANVCC	3.3V
LAN_D1.8	1.8V
LAN_A1.8	1.8V
LAN_D1.5	1.5V

	Q1	Q3
RTL8111B	Need	Need
RTL8101E	N/A	N/A




PROJECT : AT3
Quanta Computer Inc.


Size A3	Document Number LAN POWER	Rev 1A
Date: Tuesday, January 09, 2007 Sheet 34 of 48		

SATA_2 CONNECTOR


For 17" W Second HDD




NEWCARD




BLUETOOTH













SI-2 modified for fix s3 not support wireless LED










FOR CAP SW BOARD CONN














KEYBOARD PULL-UP







CABLE DOCK


support 6A 200mils
CX000480005




FAN




Mini PCI-E Card 1
WLAN




Mini PCI-E Card 2
WWAN(W/SIM)




MINI PCI TYPE III SLOT







+1.5 Volt +/- 5%
Countinue current:6.5A
Peak current:8.5A
OCP minimum 10A

+1.05 Volt +/- 5%
Countinue current:13A
Peak current:16A
OCP minimum 20A




$$V_{out} = (1 + R_a/R_b) \cdot 1$$


 NBS/RD1/HW2	PROJECT : AT3 Quanta Computer Inc.		
	Size Custom	Document Number +-1.5V & VCCP+1.05V(MAX8743)	Rev 1A
	Date: Tuesday, January 09, 2007		Sheet 43 of 48




Add layout note on pins 22 and 28 of MAX8771 controller. These nets have large voltage swings. Need to route them away from the sensitive areas that are trying to detect small changes in voltage, such as the voltage sense VccSense VssSense lines.





Sense lines are 18 mil wide, Z0=27.4 Ohm. Use differential routing with 7 mil spacing. Route external layer with solid GND reference (no split planes). Use 25 mil separation from any other signal.


 NBS/RD1/HW2	PROJECT : AT3		Rev 1A
	Quanta Computer Inc.		
	Size Custom	Document Number CPU_CORE(MAX8771)	
		Sheet 44 of 48	



For Discrete Only







PROJECT : AT3
Quanta Computer Inc.

Size B	Document Number KB3926	Rev 1A
Date: Tuesday, January 09, 2007 Sheet 48 of 48		