

# PRAHA (SRI)

CPU : **Intel Merom (800MHz)**  
 Chip Set : RS600ME & SB600  
 Remarks : Mobility Platform

Model Name : PRAHA  
 PBA Name : MAIN  
 PCB Code : TPT : BA41-00791A  
                   GCE : BA41-00792A  
                   NAN : BA41-00811A  
 Dev. Step : MP1.0 (8-Layer)  
 Revision : 1.0  
 T.R. Date : 2007.07.02

DRAW	CHECK	APPROVAL

■ **Owner : SEC Mobile R & D**      **Signature :**      **X**


## Table of Contents

- Sheet 1. COVER
- Sheet 2-6. DIAGRAM (Block/Power) & ANNOTATIONS
- Sheet 7. CLOCK GENERATOR
- Sheet 8-10. Merom 800
- Sheet 11. THERMAL SENSOR / FAN CONTROL
- Sheet 12-16. RS600ME
- Sheet17. DDR II SODIMM
- Sheet18. DDR II TERMINATION
- Sheet19-22. SB600
- Sheet23. SB600 STRAPS
- Sheet24. SPI ROM & DEBUG CARD CONN
- Sheet25. LCD
- Sheet26. CRT
- Sheet27. EXPRESS CARD
- Sheet28. 2 IN 1
- Sheet29. MINICARD
- Sheet30-32. AUDIO
- Sheet33. HDD(SATA) & ODD(IDE)
- Sheet34. MICOM
- Sheet35. LOM WITH COMBO
- Sheet36. USB & MDC
- Sheet37. LED & BLUETOOTH & TOUCHPAD & KEYBOARD & LID SW
- Sheet38. CHARGER
- Sheet39. P3.3V\_AUX & P5.0V\_AUX
- Sheet40. P1.2V & P1.2V\_AUX & VCCP
- Sheet41. DDR2 POWER
- Sheet42. CPU VRM
- Sheet43. P1.5V POWER & SWITCHED POWER & MICOM RESET
- Sheet44. ICT PORT
- Sheet45. POWER DRAW & MOUNT HOLE
- Sheet46-48. TP

**USE ICT PORT**

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	COVER	PART NO.	
APPROVAL	SJ PARK	REV	1.0			BA41-00791A
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	1	OF 47


**SAMSUNG PROPRIETARY**  
 THIS DOCUMENT CONTAINS CONFIDENTIAL  
 PROPRIETARY INFORMATION THAT IS  
 SAMSUNG ELECTRONICS CO.'S PROPERTY.  
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS  
 EXCEPT AS AUTHORIZED BY SAMSUNG.



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	MAIN		
APPROVAL	SJ PARK	REV	1.0	OPERATION BLOCK DIAGRAM	PART NO.	BA41-00791A
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	2	OF 47

# Power Diagram


**SAMSUNG PROPRIETARY**  
 THIS DOCUMENT CONTAINS CONFIDENTIAL  
 PROPRIETARY INFORMATION THAT IS  
 SAMSUNG ELECTRONICS CO.'S PROPERTY.  
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS  
 EXCEPT AS AUTHORIZED BY SAMSUNG.



Rail State	+V*Always	+V*AUX	+V	SUSPWR	PWRON	VRON
Full On	ON	ON	ON	H	H	H
S3	ON	ON	OFF	H	L	L
S4	ON	ON	OFF	H	L	L
S5	ON	OFF	OFF	L	L	L


DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	MAIN	BA41-00791A	
APPROVAL	SJ PARK	REV	1.0	POWER DIAGRAM	PAGE	3 OF 47
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM			

# POWER SEQUENCE Rev. 0.1



**SAMSUNG PROPRIETARY**

THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI) CLOCK DIAGRAM	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0			PART NO. BA41-00791A
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	5	OF 47

# SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

## PCI Devices

Devices	IDSEL#	REQ/GNT#	Interrupts
USB	AD30(internal)		
Hub to PCI	AD31(internal)		
LPC bridge/IDE/AC97/SMBUS	AD31(internal)		
Internal MAC	AD31(internal)		
AC Link	-		

## Crystal / Oscillator

TYPE	FREQUENCY	DEVICE	USAGE
Crystal	32.768KHz	SB600	Real Time Clock
Crystal	25MHz	SB600	SATA
Crystal	10MHz	MICOM	H8S-2110B
Crystal	14.318MHz	CLOCK-Generator	CK-410M
Crystal	25MHz	LAN	LOM
Crystal	12MHz	2-in-1	2-in-1 (SD/MMC)

## CPU Core Voltage Table IMVP-6

Active Mode		Active/Deeper Sleep Dual Mode Region		Deeper Sleep/Extended Deeper Sleep Dual Mode Region	
VID(6.0)	Voltage	VID(6.0)	Voltage	VID(6.0)	Voltage
0 0 0 0 0 0 0	1.5000 V	0 1 0 1 0 0 0	1.0000 V	1 0 1 0 0 0 1	0.4875 V
0 0 0 0 0 0 1	1.4875 V	0 1 0 1 0 0 1	0.9875 V	1 0 1 0 0 1 0	0.4750 V
0 0 0 0 0 1 0	1.4750 V	0 1 0 1 0 1 0	0.9375 V	1 0 1 1 0 0 1	0.4625 V
0 0 0 0 0 1 1	1.4625 V	0 1 0 1 1 0 1	0.9625 V	1 0 1 1 0 1 0	0.4500 V
0 0 0 0 1 0 0	1.4500 V	0 1 0 1 1 0 0	0.9500 V	1 0 1 1 0 1 1	0.4375 V
0 0 0 0 1 0 1	1.4375 V	0 1 0 1 1 1 0	0.9375 V	1 0 1 1 1 0 1	0.4250 V
0 0 0 0 1 1 0	1.4250 V	0 1 0 1 1 1 1	0.9250 V	1 0 1 1 1 1 0	0.4125 V
0 0 0 0 1 1 1	1.4125 V	0 1 1 0 1 1 1	0.9125 V	1 0 1 1 1 1 1	0.4000 V
0 0 0 1 0 0 0	1.4000 V	0 1 1 0 0 0 0	0.9000 V	1 0 1 1 1 0 1	0.3875 V
0 0 0 1 0 0 1	1.3875 V	0 1 1 0 0 0 1	0.8875 V	1 0 1 1 1 0 0	0.3750 V
0 0 0 1 0 1 0	1.3750 V	0 1 1 0 0 1 0	0.8750 V	1 0 1 1 1 0 1	0.3625 V
0 0 0 1 0 1 1	1.3625 V	0 1 1 0 1 0 1	0.8625 V	1 0 1 1 1 1 0	0.3500 V
0 0 0 1 1 0 0	1.3500 V	0 1 1 0 1 0 0	0.8500 V	1 0 1 1 1 1 1	0.3375 V
0 0 0 1 1 0 1	1.3375 V	0 1 1 0 1 1 1	0.8375 V	1 0 1 1 1 1 0	0.3250 V
0 0 0 1 1 1 0	1.3250 V	0 1 1 0 1 1 0	0.8250 V	1 0 1 1 1 1 1	0.3125 V
0 0 0 1 1 1 1	1.3125 V	0 1 1 1 0 1 1	0.8125 V	1 1 0 0 0 0 0	0.3000 V
0 0 1 0 0 0 0	1.3000 V	0 1 1 1 0 1 0	0.8000 V	1 1 0 0 0 0 1	0.2875 V
0 0 1 0 0 0 1	1.2875 V	0 1 1 1 1 0 1	0.7875 V	1 1 0 0 0 1 0	0.2750 V
0 0 1 0 0 1 0	1.2750 V	0 1 1 1 1 0 0	0.7750 V	1 1 0 0 0 1 1	0.2625 V
0 0 1 0 1 0 0	1.2625 V	0 1 1 1 1 1 1	0.7625 V	1 1 0 0 1 0 0	0.2500 V
0 0 1 0 1 0 1	1.2500 V	0 1 1 1 1 1 0	0.7500 V	1 1 0 0 1 0 1	0.2375 V
0 0 1 0 1 1 0	1.2375 V	0 1 1 1 1 0 1	0.7375 V	1 1 0 0 1 1 0	0.2250 V
0 0 1 0 1 1 1	1.2250 V	0 1 1 1 1 1 1	0.7250 V	1 1 0 0 1 1 1	0.2125 V
0 0 1 1 0 1 0	1.2125 V	0 1 1 1 1 1 0	0.7125 V	1 1 0 1 0 0 0	0.2000 V
0 0 1 1 0 0 0	1.2000 V	1 0 0 0 0 0 0	0.7000 V	1 1 0 1 0 0 1	0.1875 V
0 0 1 1 0 0 1	1.1875 V	1 0 0 0 0 0 1	0.6875 V	1 1 0 1 0 1 0	0.1750 V
0 0 1 1 0 1 0	1.1750 V	1 0 0 0 0 1 0	0.6750 V	1 1 0 1 0 1 1	0.1625 V
0 0 1 1 0 1 1	1.1625 V	1 0 0 0 1 0 1	0.6625 V	1 1 0 1 1 0 0	0.1500 V
0 0 1 1 1 0 0	1.1500 V	1 0 0 0 1 0 0	0.6500 V	1 1 0 1 1 0 1	0.1375 V
0 0 1 1 1 0 1	1.1375 V	1 0 0 0 1 1 0	0.6375 V	1 1 0 1 1 1 0	0.1250 V
0 0 1 1 1 1 0	1.1250 V	1 0 0 0 1 1 1	0.6250 V	1 1 0 1 1 1 1	0.1125 V
0 0 1 1 1 1 1	1.1125 V	1 0 0 0 1 1 1	0.6125 V	1 1 1 0 0 0 0	0.1000 V
0 1 0 0 0 0 0	1.1000 V	1 0 0 1 0 0 0	0.6000 V	1 1 1 0 0 0 1	0.0875 V
0 1 0 0 0 0 1	1.0875 V	1 0 0 1 0 0 1	0.5875 V	1 1 1 0 0 1 0	0.0750 V
0 1 0 0 0 1 0	1.0750 V	1 0 0 1 0 1 0	0.5750 V	1 1 1 0 0 1 1	0.0625 V
0 1 0 0 0 1 1	1.0625 V	1 0 0 1 0 1 1	0.5625 V	1 1 1 0 1 0 0	0.0500 V
0 1 0 0 1 0 0	1.0500 V	1 0 0 1 1 0 0	0.5500 V	1 1 1 0 1 0 1	0.0375 V
0 1 0 0 1 0 1	1.0375 V	1 0 0 1 1 0 1	0.5375 V	1 1 1 0 1 1 0	0.0250 V
0 1 0 0 1 1 0	1.0250 V	1 0 0 1 1 1 0	0.5250 V	1 1 1 0 1 1 1	0.0125 V
0 1 0 0 1 1 1	1.0125 V	1 0 0 1 1 1 1	0.5125 V	1 1 1 1 0 0 0	0.0000 V
		1 0 1 0 0 0 0	0.5000 V	1 1 1 1 0 0 1	0.0000 V
		1 1 0 1 0 0 0		1 1 1 1 0 1 0	0.0000 V
		1 1 1 0 1 0 0		1 1 1 1 0 1 1	0.0000 V
		1 1 1 1 0 0 0		1 1 1 1 1 0 0	0.0000 V
		1 1 1 1 0 0 1		1 1 1 1 1 0 1	0.0000 V
		1 1 1 1 0 1 0		1 1 1 1 1 0 1	0.0000 V
		1 1 1 1 1 0 0		1 1 1 1 1 1 0	0.0000 V
		1 1 1 1 1 0 1		1 1 1 1 1 1 1	0.0000 V
		1 1 1 1 1 1 0		1 1 1 1 1 1 1	0.0000 V
		1 1 1 1 1 1 1		1 1 1 1 1 1 1	0.0000 V

## Voltage Rails

VDC	Primary DC system power supply (7 to 21V)
VCC_CORE	Core voltage for YONAH (0-1.5V)
VCCP	YONAH Processor System Bus(PSB) Termination (1.05V)
P0.9V	0.9V switched power rail (off in S3-S5)
P1.2V	1.2V switched power rail (off in S3-S5)
P1.5V	1.5V switched power rail (off in S3-S5)
P1.5V_AUX	1.5V power rail (off in S4-S5)
P1.8V	1.8V switched power rail (off in S3-S5)
P1.8V_AUX	1.8V power rail(off in S4-S5)
P1.8V_ALWS	1.8V power rail (Always On)
P2.5V_LAN	2.5V power rail (off in S4-S5)
MICOM_P3.3V	3.3V always on power rail for MICOM
P3.3V	3.3V switched power rail (off in S3-S5)
P3.3V_AUX	3.3V power rail (off in S4-S5)
P5V	5.0V switched power rail (off in S3-S5)
P5V_AUX	5.0V power rail (off in S4-S5)
P5.0V_ALWS	5.0V power rail (Always On)
P12V_ALWS	12V power rail (Always On)

## I<sup>2</sup>C / SMB Address

Devices	Address	Hex	Bus
SB600	Master	-	SMBUS Master
SODIMM0	1010 0100	A4h	-
SODIMM1	1010 0110	A6h	-
CK-410 (Clock Generator)	1101 001x	D2h	Clock, Unused Clock Output Disable

## USB PORT Assign

PORT NUMBER	ASSIGNED TO
0	Left side USB Port
1	USB Express Card
4	2-in-1 Memory Card
5	Bluetooth
8, 9	Rear side USB Port

	Active	Deeper Slp
DPRSLPVR	0	1
DPRSTP*	1	0
PSI2*	0 or 1	0 or 1

## System Power States

CHP3\_SLPS1\* S1, Powered-On-Suspend(POS) : In this state, all clocks(except the 32.768KHz clock) are stopped. The system context is maintained in system DRAM. Power is maintained to PCI, the CPU, memory controller, memory, and all other critical subsystems. Note that this state does not preclude power being removed from non-essential devices, such as disk drives. During this state, CPU can be selected for either Deep Sleep or Deeper Sleep.

CHP3\_SLPS3\* S3, Suspend-To-RAM(STR) : The system context is maintained in system DRAM, but power is shut off to non-critical circuits. Memory is retained, and refreshes continue. All clocks stop except RTC clock.

CHP3\_SLPS4\* S4, Suspend-To-Disk(STD) : The Context of the system is maintained on the disk. All power is then shut off to the system except for the logic required to resume. Externally appears same as S5, but may have different wake events.

CHP3\_SLPS5\* S5, Soft Off(SOFF) : System context is not maintained. All power is shut off except for the logic required to restart. A full boot is required when waking.

\*Yonah Processor (2.33 GHz / 800 MHz : TBD)

DATE	7/2/2007	TITLE	PRAHA (SRI)	<b>SAMSUNG</b> ELECTRONICS
TERMI		DEV. STEP	MAIN	
CHECK	HJ KIM	REV	MP	PART NO. BA41-00791A
APPROVAL	SJ PARK	1.0	BOARD INFORMATION	
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM	PAGE 6 OF 47

**SAMSUNG PROPRIETARY**


THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.

4

3

2

1



**Compatible Components**  
Silego : SLG84610

Place all te serias termination resistor as close as Clock Chip as possible

FSA, FSB, FSC of Clock chip are low threshold inputs  
 $V_{ih\_fs\_min} = 0.7V$   
 $V_{il\_fs\_max} = 0.35V$

CPU	FSA BSEL0	FSB BSEL1	FSC BSEL2	HOST CLK
	0	0	0	266 MHz
	0	0	1	333 MHz
	0	1	0	200 MHz
	0	1	1	400 MHz
	1	0	0	133 MHz
	1	0	1	100 MHz
	1	1	0	166 MHz
	1	1	1	RSVD






Merom 800MHz  
 Celeron 533MHz  
 Merom 667MHz

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP		MAIN	
APPROVAL	SJ PARK	REV	1.0		CLOCK GENERATOR	PART NO. BA41-00791A
MODULE CODE		LAST EDIT				

3


2

1



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI) MAIN MEROM CPU (1/3)	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	PART NO.		
APPROVAL	SJ PARK	REV	1.0	BA1-00791A		
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM	PAGE 8 OF 47		






CPU Core Voltage Table IMVP-6

Active Mode		Active/Deeper Sleep Dual Mode Region		Deeper Sleep/Extended Deeper Sleep Dual Mode Region	
VID(6:0)	Voltage	VID(6:0)	Voltage	VID(6:0)	Voltage
0 0 0 0 0 0 0	1.5000 V	0 1 0 1 0 0 0	1.0000 V	1 0 1 0 0 0 0	0.4875 V
0 0 0 0 0 0 1	1.4875 V	0 1 0 1 0 0 1	0.9875 V	1 0 1 0 0 0 1	0.4750 V
0 0 0 0 0 1 0	1.4750 V	0 1 0 1 0 1 0	0.9750 V	1 0 1 0 0 1 0	0.4625 V
0 0 0 0 0 1 1	1.4625 V	0 1 0 1 0 1 1	0.9625 V	1 0 1 0 1 0 0	0.4500 V
0 0 0 0 1 0 0	1.4500 V	0 1 0 1 1 0 0	0.9500 V	1 0 1 0 1 0 1	0.4375 V
0 0 0 0 1 0 1	1.4375 V	0 1 0 1 1 0 1	0.9375 V	1 0 1 0 1 1 0	0.4250 V
0 0 0 0 1 1 0	1.4250 V	0 1 0 1 1 1 0	0.9250 V	1 0 1 0 1 1 1	0.4125 V
0 0 0 1 0 0 0	1.4125 V	0 1 0 1 1 1 1	0.9125 V	1 0 1 1 0 0 0	0.4000 V
0 0 0 1 0 0 1	1.4000 V	0 1 1 0 0 0 0	0.9000 V	1 0 1 1 0 0 1	0.3875 V
0 0 0 1 0 0 1	1.3875 V	0 1 1 0 0 0 1	0.8875 V	1 0 1 1 0 1 0	0.3750 V
0 0 0 1 0 1 0	1.3750 V	0 1 1 0 0 1 0	0.8750 V	1 0 1 1 0 1 1	0.3625 V
0 0 0 1 0 1 1	1.3625 V	0 1 1 0 0 1 1	0.8625 V	1 0 1 1 1 0 0	0.3500 V
0 0 0 1 1 0 0	1.3500 V	0 1 1 0 1 0 0	0.8500 V	1 0 1 1 1 0 1	0.3375 V
0 0 0 1 1 0 1	1.3375 V	0 1 1 0 1 0 1	0.8375 V	1 0 1 1 1 1 0	0.3250 V
0 0 0 1 1 1 0	1.3250 V	0 1 1 0 1 1 0	0.8250 V	1 0 1 1 1 1 1	0.3125 V
0 0 0 1 1 1 1	1.3125 V	0 1 1 1 0 0 0	0.8125 V	1 1 0 0 0 0 0	0.3000 V
0 0 1 0 0 0 0	1.3000 V	0 1 1 1 0 0 1	0.8000 V	1 1 0 0 0 0 1	0.2875 V
0 0 1 0 0 0 1	1.2875 V	0 1 1 1 0 1 0	0.7875 V	1 1 0 0 0 1 0	0.2750 V
0 0 1 0 0 1 0	1.2750 V	0 1 1 1 0 1 1	0.7750 V	1 1 0 0 1 0 0	0.2625 V
0 0 1 0 0 1 1	1.2625 V	0 1 1 1 1 0 0	0.7625 V	1 1 0 0 1 0 1	0.2500 V
0 0 1 0 1 0 0	1.2500 V	0 1 1 1 1 0 1	0.7500 V	1 1 0 0 1 1 0	0.2375 V
0 0 1 0 1 0 1	1.2375 V	0 1 1 1 1 1 0	0.7375 V	1 1 0 0 1 1 1	0.2250 V
0 0 1 0 1 1 0	1.2250 V	0 1 1 1 1 1 1	0.7250 V	1 1 0 1 0 0 0	0.2125 V
0 0 1 0 1 1 1	1.2125 V	0 1 1 1 1 1 1	0.7125 V	1 1 0 1 0 0 1	0.2000 V
0 0 1 1 0 0 0	1.2000 V	1 0 0 0 0 0 0	0.7000 V	1 1 0 1 0 0 1	0.1875 V
0 0 1 1 0 0 1	1.1875 V	1 0 0 0 0 0 1	0.6875 V	1 1 0 1 0 1 0	0.1750 V
0 0 1 1 0 1 0	1.1750 V	1 0 0 0 0 1 0	0.6750 V	1 1 0 1 0 1 1	0.1625 V
0 0 1 1 0 1 1	1.1625 V	1 0 0 0 1 0 0	0.6625 V	1 1 0 1 0 1 1	0.1500 V
0 0 1 1 1 0 0	1.1500 V	1 0 0 0 1 0 1	0.6500 V	1 1 0 1 1 0 0	0.1375 V
0 0 1 1 1 0 1	1.1375 V	1 0 0 0 1 0 1	0.6375 V	1 1 0 1 1 0 1	0.1250 V
0 0 1 1 1 1 0	1.1250 V	1 0 0 0 1 1 0	0.6250 V	1 1 0 1 1 1 0	0.1125 V
0 0 1 1 1 1 1	1.1125 V	1 0 0 0 1 1 1	0.6125 V	1 1 0 1 1 1 1	0.1000 V
0 1 0 0 0 0 0	1.1000 V	1 0 0 1 0 0 0	0.6000 V	1 1 1 0 0 0 0	0.0875 V
0 1 0 0 0 0 1	1.0875 V	1 0 0 1 0 0 1	0.5875 V	1 1 1 0 0 0 1	0.0750 V
0 1 0 0 0 1 0	1.0750 V	1 0 0 1 0 1 0	0.5750 V	1 1 1 0 0 1 0	0.0625 V
0 1 0 0 0 1 1	1.0625 V	1 0 0 1 0 1 1	0.5625 V	1 1 1 0 1 0 0	0.0500 V
0 1 0 0 1 0 0	1.0500 V	1 0 0 1 1 0 0	0.5500 V	1 1 1 0 1 0 1	0.0375 V
0 1 0 0 1 0 1	1.0375 V	1 0 0 1 1 0 1	0.5375 V	1 1 1 0 1 1 0	0.0250 V
0 1 0 0 1 1 0	1.0250 V	1 0 0 1 1 1 0	0.5250 V	1 1 1 0 1 1 1	0.0125 V
0 1 0 0 1 1 1	1.0125 V	1 0 0 1 1 1 1	0.5125 V	1 1 1 1 0 0 0	0.0000 V
0 1 0 1 0 0 0	1.0125 V	1 0 0 1 1 1 1	0.5000 V	1 1 1 1 0 0 1	0.0000 V
				1 1 1 1 0 1 0	0.0000 V
				1 1 1 1 0 1 1	0.0000 V
				1 1 1 1 1 0 0	0.0000 V
				1 1 1 1 1 0 1	0.0000 V
				1 1 1 1 1 1 0	0.0000 V
				1 1 1 1 1 1 1	0.0000 V

GTLREF : Keep the Voltage divider within 0.5" of the first GTLREF0 pin with Zo=55ohm trace. Minimize coupling of any switching signals to this net.




COMP0,2(COMP1,3) should be connected with Zo=27.4ohm(55ohm) trace shorter than 1/2" to their respective Banias socket pins.

GND test points within 100mil of the VCC/VSSsense at the end of the line. Route the VCC/VSSsense as a Zo=55ohm traces with equal length. Observe 3:1 spacing b/w VCC/VSSsense lines and 25mil away (preferred 50mil) from any other signal. And GND via 100mil away from each of the VCC/VSS test point vias.




\*Yonah Processor (2.33 GHz / 800 MHz : TBD)

Deleted 13 De-cap (Only use 19pcs out of 32)




DRAW	TERMI	DATE	TITLE	PRAHA (SRI) MAIN MEROM CPU(3/3)	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	7/2/2007	DEV. STEP		
APPROVAL	SJ PARK	REV	1.0		PART NO. BA41-00791A
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	10 OF 47

# Thermal Monitor




- Refer To Thermal Sensor Layout Guidelines.
- Place the Thermal Sensor close to a remote diode.
  - Keep traces away from high voltage (+12V bus)
  - Keep traces away from fast data buses and CRT signal.
  - Use recommended trace widths and spacings (10mil)
  - Place a ground plane under the traces.
  - Use guard traces flanking DXP and DXN and connecting to GND

# OTP (NOSTUFF)





# FAN Control




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	MAIN		
APPROVAL	SJ PARK	REV	1.0	THERMAL SENSOR/FAN CNTRL	PART NO.	BA41-00791A
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	11	OF 47

**SAMSUNG PROPRIETARY**  
 THIS DOCUMENT CONTAINS CONFIDENTIAL  
 PROPRIETARY INFORMATION THAT IS  
 SAMSUNG ELECTRONICS CO.'S PROPERTY.  
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS  
 EXCEPT AS AUTHORIZED BY SAMSUNG.




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP		MAIN	
APPROVAL	SJ PARK	REV	1.0		RSG00ME(1/5)	PART NO. BA41-00791A
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	12	OF 47

**SAMSUNG PROPRIETARY**  
 THIS DOCUMENT CONTAINS CONFIDENTIAL  
 PROPRIETARY INFORMATION THAT IS  
 SAMSUNG ELECTRONICS CO.'S PROPERTY.  
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS  
 EXCEPT AS AUTHORIZED BY SAMSUNG.





DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI) MAIN RS6000ME(2/5)	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0			
MODULE CODE		LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	13	OF 47



**SAMSUNG PROPRIETARY**


THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.

Put the AVDD, AVDDI, AVDDQ, PLVDD decoupling CAPS on the bottom side close to BALLS



STRAP DEFINITIONS FOR THE RS600M	
STRAP PIN	DESCRIPTION
DACHSYNC	Enable/Disable integrated graphics. 0 : Enable integrated graphics 1 : Disable integrated graphics
STRP_DATA	Debug strap configuration. This strap should not be set to "0" on production boards. 0 : Select Memory Channel A to be a debug bus 1 : Read debug straps from an external EEPROM, or disable debug mode when an EEPROM is absent.
DACVSYNC	Select configuration of the integrated graphics engine. 0 : Reserved 1 : Required setting for the RS600M
DDC_DATA	Select DDR2 or DDR3 signalling level for the memory interface. 0 : DDR3. On DDR3, it is necessary to put an isolation FET in series with the pull-up resistor on this strap to separate it from the I2C circuit during an NB reset 1 : DDR2

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI) MAIN	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	RS600ME(4/5)		
APPROVAL	SJ PARK	REV	1.0		PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	15	OF 47



CORE PWR

CPU TRANS. PWR

POE PWR

GROUND

MEM TRANS. PWR

GROUND

U506-5  
5 OF 5  
RS600E

Check low cost 2.2uF

C880 has to be placed under RS600M

MEM I/F PWR


CPU I/F PWR

VCCPP




**SAMSUNG PROPRIETARY**

THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.



**DDR501-1  
DDR2-SODIMM-200P-STD  
1/2**

3709-001489




**P1.8V\_AUX**

**DDR501-2  
DDR2-SODIMM-200P-STD  
2/2**


J4 Height : 9.2mm

3709-001489



**DDR500-1  
DDR2-SODIMM-200P-STD  
1/2**

3709-001375



**P1.8V\_AUX**

**DDR500-2  
DDR2-SODIMM-200P-STD  
2/2**



DDR1 Height : 5.2mm

3709-001375

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP		MAIN	
APPROVAL	SJ PARK	REV	1.0		DDR2 - SODIMM	PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	17	OF 47




**SAMSUNG PROPRIETARY**

THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.




**Memory Topology**

(Dual channel for DDR-II)




**DE-COUPLING FOR SODIMM CHANNEL A**



Should be placed nearby SODIMM


**DE-COUPLING FOR SODIMM CHANNEL B**



Should be placed nearby SODIMM

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI) MAIN	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	DDR2 - TERMINATION		
APPROVAL	SJ PARK	REV	1.0		PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	18	OF 47

**SAMSUNG PROPRIETARY**  
 THIS DOCUMENT CONTAINS CONFIDENTIAL  
 PROPRIETARY INFORMATION THAT IS  
 SAMSUNG ELECTRONICS CO.'S PROPERTY.  
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS  
 EXCEPT AS AUTHORIZED BY SAMSUNG.





DRAW	TERMI	DATE	TITLE	SAMSUNG ELECTRONICS
CHECK	HJ KIM	7/2/2007	PRAHA (SRI) MAIN	
APPROVAL	SJ PARK	REV	1.0	PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE 19 OF 47





**SAMSUNG PROPRIETARY**

THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.




A25	VDDQ_1	VSS_1	A1
A26	VDDQ_2	VSS_2	A20
C28	VDDQ_3	VSS_3	A21
B24	VDDQ_4	VSS_4	A29
L9	VDDQ_5	VSS_5	B1
L21	VDDQ_6	VSS_6	B7
M5	VDDQ_7	VSS_7	B25
P3	VDDQ_8	VSS_8	C21
P9	VDDQ_9	VSS_9	C22
T5	VDDQ_10	VSS_10	C24
V9	VDDQ_11	VSS_11	D6
W2	VDDQ_12	VSS_12	F24
W6	VDDQ_13	VSS_13	F2
W21	VDDQ_14	VSS_14	F23
W29	VDDQ_15	VSS_15	G1
AA12	VDDQ_16	VSS_16	J1
AA16	VDDQ_17	VSS_17	J8
AA19	VDDQ_18	VSS_18	L6
AC4	VDDQ_19	VSS_19	L8
AC23	VDDQ_20	VSS_20	M9
AE27	VDDQ_21	VSS_21	M12
AE11	VDDQ_22	VSS_22	M15
AE9	VDDQ_23	VSS_23	M18
AE23	VDDQ_24	VSS_24	N13
AH29	VDDQ_25	VSS_25	N17
AJ2	VDDQ_26	VSS_26	P1
AJ6	VDDQ_27	VSS_27	P6
AJ26	VDDQ_28	VSS_28	P21
M13	VDD_1	VSS_29	R12
M17	VDD_2	VSS_30	R15
N12	VDD_3	VSS_31	R18
N15	VDD_4	VSS_32	T6
N18	VDD_5	VSS_33	T9
R13	VDD_6	VSS_34	U13
R17	VDD_7	VSS_35	U17
U12	VDD_8	VSS_36	V8
U15	VDD_9	VSS_37	V12
U18	VDD_10	VSS_38	V15
V13	VDD_11	VSS_39	V18
V17	VDD_12	VSS_40	V21
A2	S5_3.3V_1	VSS_41	W1
A7	S5_3.3V_2	VSS_42	W9
F1	S5_3.3V_3	VSS_43	Y29
J5	S5_3.3V_4	VSS_44	Y29
J7	S5_3.3V_5	VSS_45	AA11
K1	S5_3.3V_6	VSS_46	AA14
G4	S5_1.2V_1	VSS_47	AA18
H1	S5_1.2V_2	VSS_48	AC6
H2	S5_1.2V_3	VSS_49	AC24
H3	S5_1.2V_4	VSS_50	AD9
A18	USB_PHY_1.2V_1	VSS_51	AD23
A19	USB_PHY_1.2V_2	VSS_52	AE3
B19	USB_PHY_1.2V_3	VSS_53	AE7
B20	USB_PHY_1.2V_4	VSS_54	AG6
B21	USB_PHY_1.2V_5	VSS_55	AJ1
AA27	CPU_PWR	VSS_56	AJ25
AE11	V5_VREF	VSS_57	AJ29
A24	AVDDCK_3.3V	D27	D27
A22	AVDDCK_1.2V	D28	D28
B22	AVSSCK	D29	D29
P27	PCIE_VSS_28	F26	F26
T21	PCIE_VSS_29	G23	G23
T24	PCIE_VSS_30	G24	G24
T27	PCIE_VSS_31	G25	G25
T28	PCIE_VSS_32	H27	H27
T29	PCIE_VSS_33	J23	J23
U27	PCIE_VSS_34	J26	J26
V22	PCIE_VSS_35	K27	K27
V23	PCIE_VSS_36	L22	L22
V24	PCIE_VSS_37	L23	L23
V25	PCIE_VSS_38	L24	L24
V26	PCIE_VSS_39	L27	L27
V27	PCIE_VSS_40	L28	L28
V28	PCIE_VSS_41	M21	M21
V29	PCIE_VSS_42	M22	M22
		M24	M24
		M27	M27
		N27	N27
		N28	N28
		P22	P22
		P23	P23
		P24	P24
		P25	P25
		P26	P26
		PCIE_VSS_27	PCIE_VSS_27

DRAW	TERMI	DATE	TITLE	PRAHA (SRI) MAIN	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	7/2/2007	MP		
APPROVAL	SJ PARK	REV	1.0	SB600(4/4)	PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	22 OF 47

SB600 HAS AN INTERNAL PD FOR AC\_SDOUT  
 SB600 HAS AN INTERNAL PU FOR RTC\_CLK

**REQUIRED SYSTEM STRAPS**



	AC_SDOUT	RTC_CLK	PCI3_CLK4	PCI3_CLK6	PCI3_CLK0	PCI3_CLK1
STRAP HIGH	USE DEBUG STRAPS	INTERNAL RTC	USE INTERNAL PLL48	CPU I/F = K8	ROM TYPE H, H = PCI ROM H, L = SPI ROM	
STRAP LOW	IGNORE DEBUG STRAPS	EXRERNAL RTC (PD on X1, Apply 32KHz to RTC_CLK)	USE EXTERNAL 48MHz	CPU I/F = P4	L, H = LPC ROM L, L = FWH ROM	


**DEBUG STRAPS**

	PCI3_AD(28)	PCI3_AD(27)	PCI3_AD(26)	PCI3_AD(25)	PCI3_AD(24)	PCI3_AD(23)
STRAP HIGH	USE LONG RESET	USE PCI PLL	USE ACPI BCLK	USE IDE PLL	USE DEFAULT PCIE STRAPS	BOOTFAILTIMER DISABLED
STRAP LOW	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	BOOTFAILTIMER ENABLED

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0		STRAPS	PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	23	OF 47


**SAMSUNG PROPRIETARY**

THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.



SPI3\_CS#  
SB600 prior to A21 : Pulled up to P3.3V\_ALW with 1Kohm resistor.  
SB600 A21 and newer : No external pull-up resistor required.

**DEBUG CARD CONN**







- |   |                                    |
|---|------------------------------------|
| 02 VERIFY REAL MODE                             | 66 CONFIGURE ADVANCE CACHE REG.    |
| 03 DISABLE NMI                                  | 6A DISPLAY EXTERNAL CACHE SIZE     |
| 04 GET CPU TYPE                                 | 6C DISPLAY SHADOW MESSAGE          |
| 06 INIT. SYSTEM H/W                             | 6E DISPLAY NON-DISPOSABLE SEGMENT  |
| 08 INIT. CHIPSET REG.                           | 70 DISPLAY ERROR MESSAGE           |
| 09 SET IN POST FLAG                             | 72 CHECK FOR CONFIGURATION ERROR   |
| 0A INIT CPU.REG                                 | 74 TEST REAL-TIME CLOCK            |
| 0B CPU CACHE ON                                 | 76 CHECK FOR KEYBOARD EERROR       |
| 0C INIT.CACHE TO POST                           | 7C SETUP HARDWARE INTERRUPT VECTOR |
| 0E INIT. I/O VALUE                              | 7E TEST COPROCESSER IF PRESENT     |
| 0F ENABLE THE L-BUS IDE                         | 80 DISABLE ON-BOARD I/O PORT       |
| 10 INIT. POWER MANAGER                          | 82 DETECT AND INSTALL EXT.RS232C   |
| 11 LOAD ALTERNATE REG.                          | 84 DETECT AND INSTALL EXT.PARALLEL |
| 13 PCI BUS MASTER RESET WITH INITIAL POST VALUE | 86 RE-INIT. ON-BOARD I/O PORT      |
| 14 INIT. KEYBOARD CONTROLLER                    | 88 INIT. BIOS DATA ROM             |
| 16 CHECK CHECKSUM                               | 8A INIT.EXTENDED BIOS DATA AREA    |
| 18 8254 TIMER INIT.                             | 8C INIT. FDD CONTROLLER            |
| 1A 8237 DMA CONTROLLER INIT.                    | 9A SHADOW OPTION ROMS              |
| 1C RESET INTERRUPT CONTROLLER                   | 9C SETUP POWER MANAGEMENT          |
| 20 TEST DRAM REFRESH                            | 9E ENABLE H/W INTERRUPT            |
| 22 TEST 8742 KEYBOARD CONTROLLER                | A0 SET TIME OF DAY                 |
| 24 SET ES SEGMENT REG. TO 4GB                   | A4 INIT. TYPOMATIC RATE            |
| 26 ENABLE A20                                   | A8 ERASE F2 PROMPT                 |
| 28 AUTO SIZING DRAM                             | AA SCAN FOR F2 KEY STROKE          |
| 32 COMPUTE THE CPU SPEED                        | AC ENTER SETUP                     |
| 34 TESET CMOS RAM                               | AE CLEAR IN POST FLAG              |
| 38 SHADOW SYSTEM BIOS ROM                       | B0 CHECK FOR ERRORS                |
| 3A AUTO SIZING CACHE                            | B2 POST DONE-PREPARE TO BOOT O/S   |
| 3C CONFIGURE ADVANCED CHIPSET REG.              | B4 ONE BEEP                        |
| 3D LOAD ALTER REG. WITH CMOS VALUE              | B6 CHECK PASSWORD (OPTION)         |
| 42 INIT. INTERRUPT VECTOR                       | B7 ACPI INIT                       |
| 44 INIT. BIOS INTERRUPT                         | BA DMI INIT                        |
| 46 CHECK ROM COPYRIGHT NOTICE                   | BE CLEAR SCREEN                    |
| 47 INIT. I20 SUPPORT IF INSTALLED               | C0 TRY BOOT WITH INT19             |
| 48 CHECK VIDEO CONFIGURE AGAINST CMOS           | D0 INTERRUPT HANDLER ERROR         |
| 49 INIT. PCI BUS AND DEVICE                     | D2 UNKNOWN INTERRUPT ERROR         |
| 4A INIT. ALL VIDEO BIOS ROM                     | D4 PENDING INTERRUPT ERROR         |
| 4C SHADOW VIDEO BIOS ROM                        | D6 SHUTDOWN 5                      |
| 50 DISPLAY CPU TYPE AND SPEED                   | D8 SHUTDOWN ERROR                  |
| 52 TEST KEYBOARD                                | DA EXTENDED BLOCK MOVE             |
| 54 SET KEYCLICK IF ENABLED                      | DC SHUTDOWN 10                     |
| 56 ENABLE KEYBOARD                              | 89 ENABLE NMI                      |
| 58 TEST FOR UNEXPECTED INTERRUPTS               | 90 INIT. HDD CONTROLLER            |
| 5A DISPLAY " PRESS ..... SETUP"                 | 91 INIT. LOCAL BUS HDD CONTROLLER  |
| 5C TEST RAM BETWEEN 512K AND 640K               | 92 JUMP TO USER PATCH 2            |
| 60 TEST EXTENDED MEMORY                         | 94 DISABLE A20 ADDRESS LINE        |
| 62 TEST EXTENDED MEMORY ADDRESS LINE            | 96 CLEAR HUGE ES SEGMENT REG.      |
| 64 JUMP TO USER PATCH 1                         | 98 SEARCH FOR OPTION ROMS          |

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	MAIN		
APPROVAL	SJ PARK	REV	1.0	SPI ROM & DEBUG PORT	PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	24	OF 47



**SAMSUNG PROPRIETARY**




THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI) LCD Connector & SPREAD SPECTRUM	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	PART NO.		
APPROVAL	SJ PARK	REV	1.0	July 2, 2007 11:28:38 PM		BA41-00791A
MODULE CODE	undefined	LAST EDIT		PAGE	25	OF 47

**SAMSUNG PROPRIETARY**



THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0		CRT	PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM			PAGE 26 OF 47

**SAMSUNG PROPRIETARY**

THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.




**EXPRESS CARD**



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0		EXPRESS CARD	PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	27	OF 47

2 IN 1 CARD





2-in-1 Socket

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0	2 in 1 Socket		PART NO.
MODULE CODE	LAST EDIT		July 2, 2007 11:28:38 PM		PAGE	28 OF 47

**SAMSUNG PROPRIETARY**


THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.




Odd Pins : Top side  
Even Pins : Bottom Side

**7mm Height  
Mini PCI Express**

PCI Express Mini Card ElectroMechanical Spec. 1.0



**4.5mm Height  
For MiniCard**







DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI) MAIN MINI CARD	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0			PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	29	OF 47

**SAMSUNG PROPRIETARY**


THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.

- 1.AGND\_AUD IS AUDIO GROUND
- 2. GND IS DIGITAL GROUND
- 3.AGND\_MIC IS MIC GROUND
- 4.AGND\_CHS IS CHASS GROUND

ALL TYPE IS 1608





DRAW	TERMI	DATE	TITLE	PRAHA (SRI) MAIN	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	7/2/2007	MP		
APPROVAL	SJ PARK	REV	1.0	AUDIO CODEC	PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE 30	OF 47



www.kythuathvitinh.com

AMP\_VDD INTERNAL STEREO SPEAKERS




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI) MAIN LIMITER & AMP	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0		PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	31	OF 47


**SAMSUNG PROPRIETARY**

THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.

**MIC JACK**



**HEADPHONE**




The traces led to Audio Jacks have the width over 10mil

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI) MAIN MIC & HEADPHONE	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0		PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	32	OF 47



Main to HDD


Main to ODD



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI) POWER HDD & ODD	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0		PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	33	OF 47

**SAMSUNG PROPRIETARY**

THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.



**MICOM Crisis Update**  
 Condition: P90=P91=P92=High(MICOM\_P3V)  
 MD0=MD1=Low(0V)  
 Serial Port: P84 & P85


The removed signal compared from 144pin

- KBC5\_CAL\_THRM\*
- THRM\_ALERT\*
- LCD3\_BKLTEN
- FAN3\_FDBACK\*
- THERM\_STP\*

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP		POWER	
APPROVAL	SJ PARK	REV	1.0		MICOM	PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	34	OF 47


SAMSUNG PROPRIETARY

THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	MAIN LAN		
APPROVAL	SJ PARK	REV	1.0			PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	35	OF 47

## Side USB Connector




## Rear USB Connector

Need 4A Routing





## MDC Connector




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI) MAIN	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	USB PORT & MDC Conn.		
APPROVAL	SJ PARK	REV	1.0		PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	36	OF 47

# LED 0801-002195


## KEYBOARD




## ADAPTERIN/CHARGING LED




## LID SWITCH



## Bluetooth Interface Factory Option




## TOUCHPAD



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	LED & BLUETOOTH		
APPROVAL	SJ PARK	REV	1.0	TOUCHPAD & KBD & LID S/W		PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	37	OF 47


SAMSUNG PROPRIETARY  
 THIS DOCUMENT CONTAINS CONFIDENTIAL  
 PROPRIETARY INFORMATION THAT IS  
 SAMSUNG ELECTRONICS CO'S PROPERTY.  
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS  
 EXCEPT AS AUTHORIZED BY SAMSUNG.

# CHARGER & POWER MANAGEMENT




GRW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI) MAIN CHARGER	<b>SAMSUNG</b> ELECTRONICS PART NO. BA41-00791A
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0			
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	38 OF 47	

# P3.3V\_AUX & P5V\_AUX



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI) POWER P3.3V_AUX & P5V_AUX	SAMSUNG ELECTRONICS
CHECK	HJ KIM	REV. STEP	MP			PART NO. BA41-00791A
APPROVAL	SJ PARK	REV	1.0			
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	39	OF 47


# P1.2V & VCCP\_CORE(1.05V)



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	REV. STEP	MP	POWER		
APPROVAL	SJ PARK	REV	1.0	P1.2V & P1.2V-AUX & VCCP	PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	40	OF 17



# DDR2 Power




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP		MAIN	
APPROVAL	SJ PARK	REV	1.0		DDR2 POWER	PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	41	OF 47




**SAMSUNG PROPRIETARY**  
 THIS DOCUMENT CONTAINS CONFIDENTIAL  
 PROPRIETARY INFORMATION THAT IS  
 SAMSUNG ELECTRONICS CO'S PROPERTY.  
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS  
 EXCEPT AS AUTHORIZED BY SAMSUNG.


**MICOM RESET**




**Switched Power On (P3.3V)**




**Switched Power On (P1.8V)**



**Switched Power On (P5V)**




To enhance the Voltage Margin




DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI) MAIN	SAMSUNG ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	MICOM & SWITCHED POWER		
APPROVAL	SJ PARK	REV	1.0		PART NO.	BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	43	OF 47

SAMSUNG PROPRIETARY  
 THIS DOCUMENT CONTAINS CONFIDENTIAL  
 PROPRIETARY INFORMATION THAT IS  
 SAMSUNG ELECTRONICS CO'S PROPERTY.  
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS  
 EXCEPT AS AUTHORIZED BY SAMSUNG.


### ICT PORT




### For Debugging



### P1.5V POWER




To make up PCI Express 1.5V rail current margin (nostuff)



GRAB	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	SAMSUNG ELECTRONICS
CHECK	HJ KIM	REV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0	ICT PORT		PART NO.
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM			BA41-00791A
				PAGE	44	OF 47

**SAMSUNG PROPRIETARY**


THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.



**System**

**Board**

Located in lower left corner of PCB



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI) MAINBD	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP	POWER DRAW & MNT HOLE		
APPROVAL	SJ PARK	REV	1.0	PART NO. BA41-00791A		PAGE 45 OF 47
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM			

**SAMSUNG PROPRIETARY**  
 THIS DOCUMENT CONTAINS CONFIDENTIAL  
 PROPRIETARY INFORMATION THAT IS  
 SAMSUNG ELECTRONICS CO.'S PROPERTY.  
 DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS  
 EXCEPT AS AUTHORIZED BY SAMSUNG.

Samsung  
 Confidential

[www.kythuatvitinh.com](http://www.kythuatvitinh.com)

REV1  
 1 O  
 2 O O3

PCB REVISION CONTROL (ICT)				
NO	CONNECTION	DATE(Y/M/DD)	REVISION	STEP
1	N.C.			
2	1-2			
3	2-3			
4	3-1			
5	1-2-3			
6	N.C.			
7	1-2			
8	2-3			
9	3-1			
10	1-2-3			

DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	<b>SAMSUNG</b> ELECTRONICS PART NO. BA41-00791A
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0	TP		
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	46 OF 47	

**SAMSUNG PROPRIETARY**

THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR DUPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.

○AC\_SDOUT  
 ○AD13\_SEL  
 ○AUD3\_EAP0#  
 ○AUD3\_PCBEPP#  
 ○AUD5\_LINE\_OUT\_L  
 ○AUD5\_LINE\_OUT\_R  
 ○AUD5\_MONO\_OUT  
 ○AUD5\_SPK\_L+  
 ○AUD5\_SPK\_L-  
 ○AUD5\_SPK\_R+  
 ○AUD5\_SPK\_R-  
 ○AUX\_PG  
 ○BAT3\_DETECT#  
 ○BAT3\_SMCLK#  
 ○BAT3\_SMDATA#  
 ○CHP3\_ALINK\_RST#  
 ○CHP3\_AZ\_AUD\_BCLK  
 ○CHP3\_AZ\_AUD\_RST#  
 ○CHP3\_AZ\_AUD\_SDO  
 ○CHP3\_AZ\_AUD\_SYNC  
 ○CHP3\_AZ\_MDC\_BCLK  
 ○CHP3\_AZ\_MDC\_RST#  
 ○CHP3\_AZ\_MDC\_SDO  
 ○CHP3\_AZ\_MDC\_SYNC  
 ○CHP3\_AZ\_SDIO  
 ○CHP3\_AZ\_SDIO1  
 ○CHP3\_BIOSWP#  
 ○CHP3\_DPRSPLPWR  
 ○CHP3\_NBRST#  
 ○CHP3\_SATALED#  
 ○CHP3\_SBPME#  
 ○CHP3\_SBTHERTRIP#  
 ○CHP3\_SERIRO  
 ○CHP3\_SPLPS3#  
 ○CHP3\_SPLPS5#  
 ○CHP3\_SPKR  
 ○CHP3\_SUSSTAT#  
 ○CPU1\_AZ0M#  
 ○CPU1\_ADS#  
 ○CPU1\_BNR#  
 ○CPU1\_BPRI#  
 ○CPU1\_BREQ#  
 ○CPU1\_BSEL0  
 ○CPU1\_BSEL1  
 ○CPU1\_BSEL2  
 ○CPU1\_CPURST#  
 ○CLK3\_DBGCLPC  
 ○CLK3\_IQH14  
 ○CLK3\_NB14M  
 ○CLK3\_PCLKMICOM  
 ○CLK3\_PWRGD#  
 ○CLK3\_USB48

○CPU1\_DBSY#  
 ○CPU1\_DEFR#  
 ○CPU1\_DPRS1P#  
 ○CPU1\_DPSP1#  
 ○CPU1\_DPWR#  
 ○CPU1\_DRDY#

○CPU1\_FERR#  
 ○CPU1\_HIT#  
 ○CPU1\_HITM#  
 ○CPU1\_IGNNE#  
 ○CPU1\_INIT#  
 ○CPU1\_INTR#  
 ○CPU1\_LOCK#  
 ○CPU1\_LNMI#  
 ○CPU1\_PS1#  
 ○CPU1\_PWRGDCCPU

○CPU1\_RS0#  
 ○CPU1\_RS1#  
 ○CPU1\_RS2#  
 ○CPU1\_SLP#  
 ○CPU1\_SMI#  
 ○CPU1\_TCK  
 ○CPU1\_TDI  
 ○CPU1\_THERMTRIP#  
 ○CPU1\_TMS  
 ○CPU1\_TRDY#  
 ○CPU1\_TRST#  
 ○CPU1\_VCCSENSE  
 ○CPU1\_VID(0)  
 ○CPU1\_VID(1)  
 ○CPU1\_VID(2)  
 ○CPU1\_VID(3)  
 ○CPU1\_VID(4)  
 ○CPU1\_VID(5)  
 ○CPU1\_VID(6)  
 ○CPU1\_VSSSENSE  
 ○CPU2\_THERMDA  
 ○CPU2\_THERMDC  
 ○CPU3\_THERMTRIP#  
 ○CRT3\_BLUE  
 ○CRT3\_DDCCLK  
 ○CRT3\_DODATA  
 ○CRT3\_GREEN  
 ○CRT3\_RED  
 ○CRT5\_HSYNC  
 ○CRT5\_VSYNC  
 ○CTRL18\_25  
 ○CTRL12  
 ○EXP3\_CLKREQ#  
 ○EXP3\_CPPPE#

○EXP3\_CPUSB#  
 ○EXP3\_PPERST#  
 ○CPU1\_HITM#  
 ○FANS\_VDD  
 ○GPIO1  
 ○HP\_OUT\_L  
 ○HP\_OUT\_R  
 ○ITP3\_DBRESET#  
 ○ITP3\_SYSRST#  
 ○JCK\_SENS\_A  
 ○JCK\_SENS\_HP#  
 ○JCK\_SENS\_MIC#  
 ○KBC3\_18V\_EN#  
 ○KBC3\_A20G  
 ○KBC3\_BKLTON  
 ○KBC3\_CAPSLED#  
 ○KBC3\_CHGEN  
 ○KBC3\_CPURST#  
 ○KBC3\_EXTSMI#  
 ○KBC3\_LED\_ACIN#  
 ○KBC3\_LED\_CHARGE#  
 ○KBC3\_LED\_POWER#  
 ○KBC3\_NBPWRGD  
 ○KBC3\_NUMLED#  
 ○KBC3\_PWRBTN#  
 ○KBC3\_PWRON  
 ○KBC3\_SMRST#  
 ○KBC3\_RST#  
 ○KBC3\_RUNSCI#  
 ○KBC3\_SCLEP#  
 ○KBC3\_SMCLK#  
 ○KBC3\_SMDATA#  
 ○KBC3\_SUSPWRON  
 ○KBC3\_THERM\_SMCLK  
 ○KBC3\_THERM\_SMDATA  
 ○KBC3\_VIRON  
 ○KBC5\_WAKESC1#  
 ○KBC5\_KS1(0)  
 ○KBC5\_KS1(1)  
 ○KBC5\_KS1(2)  
 ○KBC5\_KS1(3)  
 ○KBC5\_KS1(4)  
 ○KBC5\_KS1(5)  
 ○KBC5\_KS1(6)  
 ○KBC5\_KS1(7)  
 ○KBC5\_KS0(0)  
 ○KBC5\_KS0(1)  
 ○KBC5\_KS0(10)  
 ○KBC5\_KS0(11)  
 ○KBC5\_KS0(12)  
 ○KBC5\_KS0(13)  
 ○KBC5\_KS0(14)  
 ○KBC5\_KS0(15)  
 ○KBC5\_KS0(2)  
 ○KBC5\_KS0(3)  
 ○KBC5\_KS0(4)  
 ○KBC5\_KS0(5)  
 ○KBC5\_KS0(6)  
 ○KBC5\_KS0(7)  
 ○KBC5\_KS0(8)  
 ○KBC5\_KS0(9)  
 ○KBC5\_TCLK  
 ○KBC5\_TDATA

○LAN3\_VPDCLK  
 ○LAN3\_VPDDATA  
 ○LAN3\_WAKE#

○LCD3\_BKLCTRL  
 ○LCD3\_BKLTON

○LCD3\_BKLTON  
 ○LCD3\_EDID\_CLK  
 ○LCD3\_EDID\_DATA  
 ○LCD3\_VDDEN  
 ○LID3\_SWITCH#  
 ○PC3\_LAD(0)  
 ○PC3\_LAD(1)  
 ○PC3\_LAD(2)  
 ○PC3\_LAD(3)  
 ○PC3\_LFRAME#  
 ○MCD3\_SDCD#  
 ○MCD3\_SDCLK  
 ○MCD3\_SDCMD0  
 ○MCD3\_SDDATA0  
 ○MCD3\_SDDATA1  
 ○MCD3\_SDDATA2  
 ○MCD3\_SDDATA3  
 ○MCD3\_SDWP

○MIC1  
 ○MIC2  
 ○MINIPCIE3\_CLKREQ#  
 ○MIO3\_BUTTON#



DRAW	TERMI	DATE	7/2/2007	TITLE	PRAHA (SRI)	<b>SAMSUNG</b> ELECTRONICS
CHECK	HJ KIM	DEV. STEP	MP			
APPROVAL	SJ PARK	REV	1.0			PART NO. BA41-00791A
MODULE CODE	undefined	LAST EDIT	July 2, 2007 11:28:38 PM	PAGE	47	OF 47

