

Compal Confidential

Fortworth20 EDW10 Schematic Document

Intel Protability Processor with ATi RC300ML + IXP150

2004-03-16

REV: 0.2

Compal Electronics, Inc.


Title	Cover Sheet
Document Number	LA-2301
Rev	0.2
Date	Thursday, April 08, 2004
Sheet	1 of 47

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal confidential

Model Name : Fortworth 20
File Name : LA-2301 Rev: 0.1

Block Diagram



Compal Electronics, Inc.		
Title Block Diagram		
Size B	Document Number LA-2301	Rev 0.2
Date Thursday, April 08, 2004	Sheet 2	of 47

Voltage Rails

Power Plane	Description	S0-S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+CPU_VID	1.2V rail for Processor VID	ON	OFF	OFF
+1.25VS	1.25V switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+2.5VALW	2.5V always on power rail	ON	ON*	ON*
+2.5V	2.5V power rail	ON	ON	OFF
+2.5VS	2.5V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V	3.3V power rail	ON	ON	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5V	5V power rail	ON	ON	OFF
+5VS	5V switched power rail	ON	OFF	OFF
+12VALW	12V always on power rail	ON	ON	ON*
RTCVCC	RTC power	ON	ON	ON

Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

External PCI Devices

DEVICE	IDSEL #	REQ/GNT #	PIRQ
NB Internal VGA	N/A	N/A	A
1394	AD16	0	A
LAN	AD19	1	D
CARD BUS	AD20	2	A
5 in 1	AD20	2	B
Mini-PCI	AD18	3	C/D

EC SM Bus1 address

EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011X b	ADM1032	1001 100X b
EEPROM(24C16)	1010 000X b	ALC250	0000 000X b

I2C / SMBUS ADDRESSING

DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 1 X
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 X

Board ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra	100K +/- 5%			
Board ID	Rb	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

Board ID	PCB Revision
0	0.1
1	
2	
3	
4	
5	
6	
7	

Compal Electronics, Inc.


Title	Notes	Rev
		0.2

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Document Number
LA-2301
Date: Thursday, April 08, 2004
Sheet 3 of 47

7 HA#[3..31] HA#[3..31]
 7 H_REQ#[0..4] H_REQ#[0..4]


HD#[0..63] HD#[0..63]




H_BR0# P U R :
 Intel 220 Ohm
 Ati RC300 51 Ohm
 Ati RS250 56 Ohm

+CPU_CORE R1 1 2 56 0402 5% H_IERR#
 +CPU_CORE R2 1 2 51 0402 5%
 7 H_BREQ0# H_BREQ0# H6
 7 H_BPRI# D2
 7 H_BNR# G2
 7 H_LOCK# G4
 17 CLK_EXT_CPU AF22 CLK EXT CPU#
 17 CLK_EXT_CPU# AF23 CLK EXT CPU#
 7 H_HIT# F3
 7 H_HITM# E3
 7 H_DEFER# E2

D#0 B21 HD#0
 D#1 B22 HD#1
 D#2 A23 HD#2
 D#3 A25 HD#3
 D#4 C21 HD#4
 D#5 D22 HD#5
 D#6 B24 HD#6
 D#7 C23 HD#7
 D#8 C24 HD#8
 D#9 B25 HD#9
 D#10 G22 HD#10
 D#11 H21 HD#11
 D#12 C26 HD#12
 D#13 D23 HD#13
 D#14 J21 HD#14
 D#15 D25 HD#15
 D#16 H22 HD#16
 D#17 F24 HD#17
 D#18 G23 HD#18
 D#19 E23 HD#19
 D#20 F24 HD#20
 D#21 E25 HD#21
 D#22 F26 HD#22
 D#23 D26 HD#23
 D#24 L21 HD#24
 D#25 G26 HD#25
 D#26 H24 HD#26
 D#27 M21 HD#27
 D#28 L22 HD#28
 D#29 J24 HD#29
 D#30 K23 HD#30
 D#31 M23 HD#31
 D#32 N22 HD#32
 D#33 P21 HD#33
 D#34 M24 HD#34
 D#35 N23 HD#35
 D#36 M26 HD#36
 D#37 N26 HD#37
 D#38 N25 HD#38
 D#39 R21 HD#39
 D#40 P24 HD#40
 D#41 R25 HD#41
 D#42 R24 HD#42
 D#43 T26 HD#43
 D#44 T25 HD#44
 D#45 T22 HD#45
 D#46 T23 HD#46
 D#47 U26 HD#47
 D#48 U24 HD#48
 D#49 U23 HD#49
 D#50 V25 HD#50
 D#51 U21 HD#51
 D#52 V22 HD#52
 D#53 V24 HD#53
 D#54 W26 HD#54
 D#55 W26 HD#55
 D#56 Y26 HD#56
 D#57 Y23 HD#57
 D#58 Y24 HD#58
 D#59 Y21 HD#59
 D#60 AA25 HD#60
 D#61 AA22 HD#61
 D#62 AA24 HD#62
 D#63



Compal Electronics, Inc.		
Title CPU(1/2)		
Size B	Document Number LA-2301	Rev 0.2
Date:	Thursday, April 08, 2004	Sheet 4 of 47





GTL Reference Voltage

- < 1.5" from the CPU Ball.
- 220P cap. has to be closed to the ball as possible.
- Intel: 0.63VCC.
ATI: 0.66VCC.



Place within 1.5" from CPU

**Northwood-MT
Prescott-MT**

Intel 852GME RDDP 56Ohm.
ATI RC300 51Ohm
ATI RS250 56 Ohm




Compal Electronics, Inc.		
Title CPU(2/2)		
Size B	Document Number LA-2301	Rev 0.2
Date: Thursday, April 08, 2004	Sheet 5	of 47



Layout note :
Place close to CPU power and ground pin as possible (<1inch)

Sanyo : SGA27221300 (220uF, 13m Ohm)



12,19 A_AD[0..31] A_AD[0..31]
 19 A_CBE#[0..3] A_CBE#[0..3]

U51C
 A_AD0 AK5 ALINK_AD0
 A_AD1 AJ5 ALINK_AD1
 A_AD2 AJ4 ALINK_AD2
 A_AD3 AH4 ALINK_AD3
 A_AD4 AJ3 ALINK_AD4
 A_AD5 AJ2 ALINK_AD5
 A_AD6 AH2 ALINK_AD6
 A_AD7 AH1 ALINK_AD7
 A_AD8 AG2 ALINK_AD8
 A_AD9 AG1 ALINK_AD9
 A_AD10 AG3 ALINK_AD10
 A_AD11 AF3 ALINK_AD11
 A_AD12 AF1 ALINK_AD12
 A_AD13 AF2 ALINK_AD13
 A_AD14 AF4 ALINK_AD14
 A_AD15 AE3 ALINK_AD15
 A_AD16 AE4 ALINK_AD16
 A_AD17 AE5 ALINK_AD17
 A_AD18 AE6 ALINK_AD18
 A_AD19 AC2 ALINK_AD19
 A_AD20 AC4 ALINK_AD20
 A_AD21 AB3 ALINK_AD21
 A_AD22 AB2 ALINK_AD22
 A_AD23 AB5 ALINK_AD23
 A_AD24 AB6 ALINK_AD24
 A_AD25 AA2 ALINK_AD25
 A_AD26 AA4 ALINK_AD26
 A_AD27 AA5 ALINK_AD27
 A_AD28 AA6 ALINK_AD28
 A_AD29 Y3 ALINK_AD29
 A_AD30 Y5 ALINK_AD30
 A_AD31 Y6 ALINK_AD31

A_CBE#0 AG4 ALINK_CBE#0
 A_CBE#1 AE2 ALINK_CBE#1
 A_CBE#2 AC3 ALINK_CBE#2
 A_CBE#3 AA3 ALINK_CBE#3

12,19 A_PAR AD5 PCI_PAR/ALINK_NC
 19 A_STROBE# AC6 PCI_FRAME#/ALINK_STROBE#
 19 A_ACAT# AC5 PCI_IRDY#/ALINK_ACAT#
 19 A_END# AD2 PCI_TRDY#/ALINK_END#
 19,24,27 PCI_PIRQA# W4 INTA#
 19 A_DEVSEL# AD3 ALINK_DEVSEL#
 19 A_OFF# AD6 PCI_STOP#/ALINK_OFF#




19 A_SBREQ# W5 ALINK_SBREQ#
 19 A_SBGNT# W6 ALINK_SBGNT#

+3VS --- 1 --- 2 R659 V5
 8.2K_0402_5% --- X V6

AGP8X_DET# M5
 AGPREF 4X J6
 AGP_VREF/TMDS_VREF

AGP_COMP J5
 +3VS --- 1 --- 2 R663 V6
 @47K_0402


PART 3 OF 6
 PCI Bus 0 / A-Link I/F
 PCI BUS 1 / AGP Bus (GPIO, TMDS, ZVPort)




Close to Pin J6


Compal Electronics, Inc.
 Title: ATi RC300ML-A-LINK/AGP(2/5)
 Revision: 0.2
 Date: Thursday, April 08, 2004
 Sheet: 8 of 47

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.







TV-OUT CONN.



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






A_AD[31..30] : FSB CLK SPEED

DEFAULT: 01


- 00: 100 MHZ
- 01: 133 MHZ
- 10: 200MHZ
- 11:166 MHZ



A_AD29: STRAP CONFIGURATION

DEFAULT: 1


- 0: REDUCEDE SET
- 1: FULL SET(internal Pull high)



A_AD28: SPREAD SPECTRUM ENABLE

DEFAULT: 0


- 0: DISABLE
- 1: ENABLE



A_AD27: FrcShortReset#

DEFAULT: 1

- 0: TEST MODE
- 1: NORMAL MODE



A_AD26 : ENABLE IOQ

DEFAULT: 1


- 0: IOQ=1
- 1: IOQ=12



A_AD24 : MOBILE CPU SELECT

DEFAULT: 1

- 0: BANIAS CPU
- 1: OTHER CPU



A_AD23 : CLOCK BYPASS DISABLE

DEFAULT: 1


- 0: TEST MODE
- 1: NORMAL(internal Pull high)



A_AD22 : OSC PAD OUTPUT PCICLK

DEFAULT : 1


- 0:PCICLK OUT
- 1: OSC CLK OUT



A_AD21 : AUTO_CAL ENABLE

DEFAULT : 1


- 0: DISABLE
- 1: ENABLE



A_AD20 : INTERNAL CLK GEN ENABLE

DEFAULT : 0


- 0: DISABLE
- 1: ENABLE



A_AD18 : ENABLE PHASE CALIBRATION

DEFAULT: 0


- 0: DISABLE
- 1:ENABLE



A_AD25/A_AD17 : CPU VOLTAGE[1..0]

DEFAULT: 0


- 00: 1.05V
- 01: 1.35V
- 11: 1.75V
- 10: 1.45V



A_AD25/A_AD17 : CPU VOLTAGE[1..0]

DEFAULT: 10


- AD25=1 DESTOP CPU
- AD25=0 MOBILE CPU
- AD17--DON'T CARE
- 00: 1.05V
- 01: 1.35V
- 11: 1.75V
- 10: 1.45V



PAR: EXTENDED DEBUG MODE

DEFAULT : 1

- 0: DEBUG MODE
- 1: NORMAL



DDR_DQ[0..63] ⇔ DDR_DQ[0..63] 9,14,16
 DDR_DQS[0..7] ⇔ DDR_DQS[0..7] 9,14,16
 DDR_DM[0..7] ⇔ DDR_DM[0..7] 9,14,16
 DDR_SMA[0..13] ⇔ DDR_SMA[0..13] 9,14,15,16












9,16 DDR_SCKE3 ⇔ DDR_SCKE3
 9,14,15,16 DDR_SBA0 ⇔ DDR_SBA0
 9,14,15,16 DDR_SWE# ⇔ DDR_SWE#
 9,16 DDR_SCS#2 ⇔ DDR_SCS#2

Layout note
 Place these resistors
 close to DIMM0,
 all trace length<500 mil

Layout note
 Place these resistor
 close by DIMM0,
 all trace length
 Max=1.4"

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title DDR-SODIMM SLOT0		
Size	Document Number LA-2301	Rev 0.2
Date	Thursday, April 08, 2004	Sheet 13 of 47



Compal Electronics, Inc.

DDR(256Mb)X4-TOP












LA-2331

Rev 0.2

Date: Thursday, April 08, 2004

Sheet 14 of 47

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.

Title: **DDR(256Mb)X4-BTN**

Rev: 0.2

LA-2331

Date: Thursday, April 08, 2004






Sheet 15 of 47

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

9,13,14,15 DDR_SMA[0..13]  DDR_SMA[0..13]
 9,13,14,15 DDR_SCKE[0..3]  DDR_SCKE[0..3]

9,13,14 DDR_DQ[0..63]  DDR_DQ[0..63]
 9,13,14 DDR_DQS[0..7]  DDR_DQS[0..7]

9,13,14 DDR_DM[0..7]  DDR_DM[0..7]



Compal Electronics, Inc.





Title: **DDR-SODIMM Decoupling**

Part Number: **LA-2301**

Rev: **0.2**

Date: **Thursday, April 08, 2004** Sheet **16** of **47**

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Termination R close U11 as possible.

CLOCK FREQUENCY SELECT TABLE

FS4	FS3	FS2	FS1	FS0	CPU	MEM	With Spread Enabled
0	0	0	1	0	200	200	Spread OFF OR Center spread +/-0.3%
0	0	0	0	1	133	133	
0	0	0	0	0	100	100	

Note: 0 = PULL LOW
1 = PULL HIGH

A-LINK FREQ	
PCI33/66# = HIGH	66MHZ
PCI33/66# = LOW	33MHZ




Compal Electronics, Inc.




Clock Generator

Title: _____
 Part Number: _____
 Revision: 0.2
 Date: Thursday, April 08, 2004 Sheet 17 of 47

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.






















CRT Connector



Compal Electronics, Inc.	
LVDS, CRT & TV CONN	
Title	Document Number
LA-2301	
Date:	Rev 0.2
Thursday, April 08, 2004	Sheet 18 of 47


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.





REQUIRED SYSTEM STRAPS

	PWR_STRP	IGN_DEBUG EEDO	EECK	AC_SYNC	AC_SDOUT	SPDIF_OUT	SPEEDSTEP CPU_STP#	FREQLTCH TX_EN	ETHERNET TXD[3:0]	32KHZ_S5
STRAP HIGH	MANUAL PWR ON DEFAULT	USE DEBUG STRAPS	ROM ON PCI BUS	INIT ACTIVE HIGH	33MHz NB BUS	SIO 24MHz	ENABLE SPEED STEP	DISABLE CPU FREQ SETTING DEFAULT	PROCESSOR FREQ MULTIPLIER	32KHZ OUTPUT FROM SB200 (INT RTC) DEFAULT
STRAP LOW	AUTO PWR ON	IGNORE DEBUG STRAPS DEFAULT	ROM ON LPC BUS DEFAULT	INIT ACTIVE LOW (PIII) DEFAULT	HI SPEED A-LINK DEFAULT	SIO 48MHz DEFAULT	DISABLE SPEED STEP DEFAULT	ENABLE CPU FREQSETTING		32KHZ INPUT TO SB200 (EXT RTC)



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RPO DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS.

Compal Electronics, Inc.




Title: **IXP150(4/4) - STRAPS**

Revision: **0.2**

Date: **Thursday, April 08, 2004**

Sheet: **22** of **47**





HDD Connector



Net width should be 60mil wide







60mil

CD-ROM Connector



Compal Electronics, Inc.	
Title	IDE/CDROM CONN.
Revision	Rev 0.2
Date	Thursday, April 08, 2004
Sheet	23 of 47

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Compal Electronics, Inc.

Title: **PCMCIA Controller ENE CB714**

Revision: **2.0**

Date: **Thursday, April 08, 2004**











Sheet: **24** of **47**

Part Number: **LA-2301**

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

PCMCIA Power Controller

CardBus Socket




Compal Electronics, Inc.

PCMCIA Socket
 LA-2301
 Sheet 25 of 47

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

LAN RTL8100C(L)



Compal Electronics, Inc.

Title	LAN REALTEK RTL8100CL
Revision	0.2
Date	Thursday, April 08, 2004
Sheet	26 of 47

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Termination plane should be closed to chassis ground and also depends on safety concern

TSB43AB21A (TSB43AB22)

PCI BUS INTERFACE


PCI_A00	84	PCI_A00	84
PCI_A01	82	PCI_A01	82
PCI_A02	81	PCI_A02	81
PCI_A03	80	PCI_A03	80
PCI_A04	79	PCI_A04	79
PCI_A05	77	PCI_A05	77
PCI_A06	76	PCI_A06	76
PCI_A07	74	PCI_A07	74
PCI_A08	70	PCI_A08	70
PCI_A09	69	PCI_A09	69
PCI_A10	67	PCI_A10	67
PCI_A11	66	PCI_A11	66
PCI_A12	65	PCI_A12	65
PCI_A13	63	PCI_A13	63
PCI_A14	61	PCI_A14	61
PCI_A15	46	PCI_A15	46
PCI_A16	45	PCI_A16	45
PCI_A17	43	PCI_A17	43
PCI_A18	42	PCI_A18	42
PCI_A19	41	PCI_A19	41
PCI_A20	40	PCI_A20	40
PCI_A21	38	PCI_A21	38
PCI_A22	37	PCI_A22	37
PCI_A23	32	PCI_A23	32
PCI_A24	31	PCI_A24	31
PCI_A25	29	PCI_A25	29
PCI_A26	28	PCI_A26	28
PCI_A27	25	PCI_A27	25
PCI_A28	24	PCI_A28	24
PCI_A29	22	PCI_A29	22
PCI_A30	34	PCI_A30	34
PCI_A31	47	PCI_A31	47
PCI_C/BE#3	60	PCI_C/BE#2	60
PCI_C/BE#2	73	PCI_C/BE#1	73
PCI_C/BE#1	16	PCI_C/BE0	16
CLK_PCI_1394	18	PCI_CLK	18
PCI_GNT#0	19	PCI_GNT	19
PCI_REQ#0	36	PCI_REQ	36
1394_IDSEL	49	PCI_IDSEL	49
PCI_FRAME#	50	PCI_FRAME	50
PCI_IRDY#	52	PCI_IRDY	52
PCI_TRDY#	53	PCI_TRDY	53
PCI_DEVSEL#	54	PCI_DEVSEL	54
PCI_STOP#	56	PCI_STOP	56
PCI_PERR#	13	PCI_PERR	13
PCI_PIRQA#	57	PCI_PIRQA	57
1394_PME#	58	PCI_PIRQB	58
24_26_28_33_1394_PME#	57	PCI_PERR#	57
19_24_26_28_PCI_SERR#	58	PCI_SERR	58
19_24_26_28_PCI_PAR	12	PCI_PAR	12
19_24_26_28_32_33_PM_CLKRUN#	85	PCI_CLKRUN	12
19_20_24_26_28_PCIRST#	85	PCI_RST	85

19,22,24,26,28 PCI_AD[0..31]


ISSEL:PCI_AD16
PCI_AD16 1 1394 IDSEL
R445 100_0402_5%

RP118
1 8
2 7
3 6
4 5
SCL 1394
SDA 1394
220_1206_8P4R_5%

CLK_PCI_1394
R452 10_0402_5%
C470 15P_0402_50V8J




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Compal Electronics, Inc.	
Title	USB/PCI-Debug
Revision	0.2
Part Number	LA-2301
Date	Thursday, April 08, 2004
Sheet	29 of 47

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


AC97 Codec



System Sound




MDC Connector




Compal Electronics, Ltd.	
AC97 Codec ALC250	
File: Thursday, April 08, 2004	Sheet 30 of 47

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DESIGN DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Direct CD CTL



Audio AMP







W/O EQ $R_{385}=R_{386}=1.3K \text{ Ohm}$
 $C_{537}=C_{539}=0.47\mu$
 $R = R_{385}, R_{386}$
 $C = C_{537}, C_{539}$
 $f_o=1/(2*3.14*R*C)=260\text{Hz}$
 $R=1.5K / C=0.47\mu$

VR - A-Type



R516	3.9K	Bias (Gain)	SPK 10 dB
R519	7.15K		
R520	3.09K		HP -6dB

Regulator for AMP







Compal Electronics, Ltd.
Audio AMP & JACK



SUPER I/O SMC LPC47N217




Serial Port for Debug



Parallel Port



FIR Module



Compal Electronics, Ltd.


LPC-Super I/O

Rev 0.2

Thursday, April 08, 2004

Sheet 32 of 47


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



For EC Tools

1	EC TINT#	+3VALW
2	EC TCK	
3	EC TDO	
4	EC TDI	
5	EC TMS	
6		
7	EC URXD	
8	EC UTXD/KSO17	
9	EC USCLK	
10		

KEYBOARD CONN.




BADDR1 (KBA3)		BADDR0 (KBA2)		Index	Data
0	0	2E	2F		
0	1	4E	4F		
Reserved					
1	1				

ENVO (KBA0)	ENV1 (KBA1)	TRIS (KBA4)
IRE 0	0	0
* OBD 1	0	0
PROG 1	0	0


SHBM(KBA5)=1: Enable shared memory with host BIOS
 TRIS(KBA4)=1: While in IRE and OBD, float all the signals for clip-on ISE use

Compal Electronics, Ltd.
 K/B-CTRL/PC87591

Extension IO




Touch Pad Connector





For MP3 / BUTTON LOCK / CD-PLAY


System BIOS





SMBus EEPROM



512KB Flash ROM







1MB Flash ROM




Compal Electronics, Ltd.


BIOS & Ext.I/O




Battery mode Hibernation




Add for EMI



+2.5V To +2.5VS Transfer




+2.5V & +2.5VS Discharge




**+3VALW AND +2.5VALW MUST RISING SAME TIME
+1.5V MUST DELAY AFTER +2.5V**


+3VALW To +3V Transfer




+3VALW To +3VS Transfer




+3V & +3VS Discharge




+5VALW To +5V Transfer




+5VALW To +5VS Transfer



+5V & +5VS Discharge





+1.5VS Discharge






Compal Electronics, Inc.


DC-DC Circuit Interface




Vin Detector		
High	18.384	17.901 17.430
Low	17.728	17.257 16.976



6.39,41 MAINPWON
40 ACON




Precharge detector
15.97V/14.84V FOR
ADAPTOR





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title DCIN & DETECTOR		
Size	Document Number LA-2331	Rev 0.1
Date:	Thursday, April 08, 2004	Sheet 38 of 47

PH1 under CPU botten side :
 CPU thermal protection at 84 degree C
 Recovery at 45 degree C




PH2 near main Battery CONN :
 BAT. thermal protection at 79 degree C
 Recovery at 45 degree C



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
BATTERY CONN / OTP		
Size	Document Number	Rev
	LA-2331	0.1
Date:	Thursday, April 08, 2004	Sheet 39 of 47



I_{adp}=0~5.8A

**CC=0.5~2.7A
CV=16.8V(12 CELLS LI-ION)**

**I_{REF}=1.31*I_{charge}
I_{REF}=0.73~3.3V**

+3VALWP


**OVP voltage : LI
4S2P : 17.4V--> BATT_OVP= 1.935V
(BAT_OVP=0.1111 *VMB)**

75W I_{adp}=0~3.5A	PR46=0.02_2512_1%	PR53=25.5K_0402_1%	Unpop PQ8
90W I_{adp}=0~4.2A	PR46=0.015_2512_1%	PR53=29.4K_0402_1%	Unpop PQ8
120W I_{adp}=0~5.8A	PR46=0.01_2512_1%	PR53=33.2K_0402_1%	Pop PQ5 and PQ8

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


Compal Electronics, Inc.

Title CHARGER		
Size	Document Number LA-2331	Rev 0.1
Date: Thursday, April 08, 2004	Sheet 40	of 47






THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title 5V/3.3V/12V		
Size	Document Number LA-2331	Rev 0.1
Date:	Thursday, April 08, 2004	Sheet 41 of 47




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title		
2.5V/1.5V		
Size	Document Number	Rev
	LA-2331	0.1
Date:	Thursday, April 08, 2004	Sheet 42 of 47




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title 1.8V/1.25V/PROCHOT		
Size	Document Number LA-2331	Rev 0.1
Date	Thursday, April 08, 2004	Sheet 43 of 47




	4 Phase	3 Phase
PR117	360_0402_1%	300_0402_1%
PR119	20K_0402_1%	17.4K_0402_1%
Others	Unpop PR115 & PR116	Unpop PR115 Pop PR116

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
CPU_CORE (2)		
Title		
Size	Document Number	Rev 0.1
Date:	Thursday, April 08, 2004	Sheet 45 of 47



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.		
Title		
CPU_CORE (2)		
Size	Document Number	Rev
		0.1
Date:	Thursday, April 08, 2004	Sheet 46 of 47

Date	Page	Description	Location
03/10	P.14,15	Add 16 Cap in on board DDR chip VDD pin	ADD C775 ~ C790
03/10	P.18	Del L9 & change L8 to bead for EMI	DEL L9 Change L8 to Bead
03/15	P.19	Redefine On board DDR strap pin	DEL R643, R646
03/15	P.21	Change SB +2.5valw power design	DEL R641 ADD Q60,D72
03/15	P.25	Change 5 In 1 connector	Change JP9
03/15	P.32	Add Parallel Port detect strap pin	ADD R817
03/15	P.27	Change 1394 connector footprint	NONE
03/16	P.33	Change EC SMBus2 pull high plwer plan from +5VALW to +3V	NONE
03/16	P.36	Add Battery Hibernation circuit	ADD U54,Q61 ~ Q64,U53,D75,D74,R822,R823 ~ R827,C791, C794,C792, C793,R820,R821
04/5	P.23	Change ODD Conn. layout	
04/5	P.23	Change ODD Conn. layout	

Compal Electronics, Ltd.	
Title	PIR
Document Number	A-2301
Rev	0.2
Date	Thursday, April 08, 2004
Sheet	47 of 47

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.